

Array Connectors


m100_Row_Connectors.SchDoc
m100_Row_Connectors.SchDoc



m100_Column_Connectors.SchDoc
m100_Column_Connectors.SchDoc



Array Design



SIGNALS IN COLUMN TOP/BOTTOM CONNECTORS

- * Vout_Pwr+ (ElementTop)
- * ElementBottom
- * EarthGnd_SENSE (no current flow, GFP)
- * EarthGnd_Shield (shield RFI)
- * CAN_HI_ArrayColumn_wrt_EarthGnd (isolated, column #1 only)
- * CAN_LO_ArrayColumn_wrt_EarthGnd
- * HiPwrOn_OneColumn_OPTO+ (isolated, column #1 only)
- * 5V_ColumnPwr+ (powers isolated CANbus_OneColumn and HiPwrOn rst)
- * 5V_ColumnPwr-
- * 32V_PowerSupply+ (routes to column #1 only, provides power for row, 10Watt/Row, 8 rows = 80watts/3A)
- * 32V_PowerSupply-


SIGNALS IN ROW LEFT/RIGHT CONNECTORS

- * CAN_HI_OneArrayRow_wrt_COM (connects up on 1x row)
- * CAN_LO_OneArrayRow_wrt_COM
- * FPGA_HiPwrOn_OneArrayRow_TRANSMIT
- * FPGA_HiPwrOn_OneArrayRow_RECEIVE
- * 4.3V_APwr
- * 3.6V_APwr
- * 3.3V_DPwr
- * 3.45V_Clamp
- * AGND
- * -1V_Apwr
- * 5V_RowPwr_Regulated_OneRow+
- * 5V_RowPwr_Regulated_OneRow-
- * Vout_Pwr+ (ElementTop)
- * ElementBottom

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:34 PM		
Sheet 1 of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Spe					

16bit A/D

ALL COLUMNS HAVE THIS



Title			www.Manhattan2.org		
Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.					
This material is governed under the Creative Commons Attribution 4.0 Int'l license:					
https://creativecommons.org/licenses/by/4.0/					
This material is provided "As Is", without warranty of any kind, express or implied.					
Size: Letter	Number:	Revision:			
Date: 12/4/2020	Time: 12:09:34 PM	Sheet of			
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\GWT\Verib_MCP3461_12020 SchPcb_CurrentWorkingFiles\Schematics\m100 Sp					

DC-to-DC Converter, 24..84V Input, 10V/200mA/2W, Output (MOSFET Gate Power)

ALL COLUMNS HAVE THIS

SUMMARY

24..84V in to 10V/0.2A/2W out DC-to-DC Converter, Non-Isolated, Regulated

DESIGN FILES

> Simulation: 24..84Vin-to-10Vout_2W_200mA_LM5163_Tina_v5a.TSC
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: 24..84V in to 10V/2A/2W out..", "I and Voltage Range Strategy...", and "300W Component Characteristics As Noted in Datasheets"
 > TI Reports: "24..84Vin-to-10Vout_2W_200mA_LM5163_QuickstartCalculator.xlsm" and "24..84Vin-to-10Vout_2W_200mA_LM5163_WebBenchReport.pdf"

Input Power Filter, 24..84Vin


ALL COLUMNS HAVE THIS

Rseries = 2.2 ohms
 This helps to filter input and reduce rfi emissions.

2W 48Vin: 1/24 A, (1/24)^2 x 2.2 = 4mW / 84mV
 >> 3 R's x 4mW = 12mW total

2W 24Vin: 1/12 A, (1/12)^2 x 2.2 = 15mW / 160mV
 >> 3 R's x 15mW = 45mW total


1W 24Vin: 1/24 A, (1/24)^2 x 2.2 = 4mW / 84mV
 >> 3 R's x 4mW = 12mW total



Buck Converter, 24..84Vin TO 10Vout Conversion, DC-to-DC

ALL COLUMNS HAVE THIS

U74
 Switch vReg: LM5163Q1, 100Vin 0.6Aout SO8PowerPad
 100-V input, 0.5-A synchronous buck DC/DC, \$1.42



EN/UVLO
 $V_{in(on)} = 1.5V * (1 + 1.0 / 0.3) = 6.5V$
 $V_{in(off)} = 1.4V * (1 + 1.0 / 0.3) = 6.0V$

T on uSec
 $= R_{on}(kohm) / (vin * 2.5)$
 $= 100 / (24Vin * 2.5) = 1.6uSec$
 $= 100 / (84Vin * 2.5) = 0.5uSec$

EnableGatePwr Mosfet

M74
 MOSFET: N-Ch DMG2302UK 20V 90mOhm SOT23
 DMG2302UK, N-Chan, Sot23, 20Vds, 12Vgs, 90mO, 1Vgs th,
 130pF Ciss, 10uA Idss/Igss, Built In Zeners, \$0.05

$R_{fb2} = (1.2 / (V_{out} - 1.2)) * R_{fb1}$
 $R_{fb1} = R_{fb2} / (1.2 / (V_{out} - 1.2))$
 $V_{out} = (1.2 * R_{fb1} / R_{fb2}) + 1.2$
 $R_{fb1} = R_{fb2} / (1.2 / (V_{out} - 1.2))$
 $733k = 100k / (1.2 / (10 - 1.2))$
 $9.984V = (1.2 * 732K / 100K) + 1.2$

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:34 PM			File: C:\Users\glenn\Documents\GWT\gwi Dev\Net-4xx 2004 Design\Designs\GWT\Aug12\100 SchPcb_CurrentWorkingFiles\Schematics\m100 Sp		
Sheet of					

DC-to-DC Converter, +3.3V Input (3.3V_DPwr), -1V/30mA/30mW Output (-1V_APwr)

COLUMN #1 ONLY We need to make larger to support more columns.

SUMMARY

- > 3.3V + 0.1 Input TO 1V + 0.05V (30mA/30mW) Output, DC-to-DC Converter, Non-Isolated, Regulated
- > 15mA x 2V drop = 30mW wasted power, 33% efficient.
- > Accuracy: +85mV = 8.5% x 1V = 1% (Op Amp 10mVos, 0.01V/1V = 1%) + 2% (1% + 1% shunt resistors) + 1% (TLV431 shunt) + 4.5% (0.30 x 15mA = 45mV, 45mV/1V = 4.5%)
- > Cost: \$0.74 = 0.32 + (3 * 0.035) + (0.025) + (0.01 * 2) + 0.08 + 0.13 + 0.03 + 0.024

DESIGN FILES


- > Simulation: 3.3Vpwr_to_-1Vpwr_Conversion_QuickSim_SIMPLE_CAPS_Pnp_v2a
- > Analysis: Gweinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: +3.3Vin to -1VDC...", "Power and Voltage Range Strategy...", and "300W Component Characteristics As Not in Datasheets"

Flying Capacitor Inverter (+3.3V to -3V)

COLUMN #1 ONLY We need to make larger to support more columns.

Filter, 5KHz

RN70B
Res4: 3.3ohm 50V 5% .06W 1206vex
> 20mA x 3.3ohm = 66mV drop, 2mW
> 3.3ohm x 10uF = 33uS, 5KHz Fc




-3V to -1V reference

COLUMN #1 ONLY We need to make larger to support more columns.

Power Output Buffer

COLUMN #1 ONLY We need to make larger to support more columns.

Output Capacitor



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:34 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\Design\Gweinreb_May12020\m100 SchPcb_CurrentWorkingFiles\Schematics\m100 Sp					

Create 3.3Vreference (buffered and unbuffered versions)

COLUMN #1 ONLY

SUMMARY


- > Convert 4.3V (Analog Pwr) to 3.3Vreference
- > Buffer 3.3Vreference (drives dynamic loads such as a/d vRef input pin)

DESIGN FILES

- > Simulation: "3.3Vref_OpAmpBuffer...TSC" and "vCalibration_Circuit...TSC"
- > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System", "vRef IC Accuracy", "Power a Voltage Range Strategy...", "Component Characteristics As Noted in Datasheets"
- > Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Create 3.3Vreference (unbuffered)

COLUMN #1 ONLY




Title			www.Manhattan2.org		
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020	Time: 12:09:34 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Designs\GWT\Ma2\100_SchPcb_CurrentWorkingFiles\Schematics\m100_Sp					

Power Filter At Input of Isolated 18..36VDC-to-5VDC Converter, 10Watt

Reduces RFI emissions, reduces current/voltage fluctuation on bussed 32V Array Power
COLUMN #1 ONLY

Isolated 18..36VDC-to-5VDC 10Watt Converter

U94 COLUMN #1 ONLY
 DcToDc: 32V_to_5V, 10W 1.5kV Isolated Regulated 39x21x6mm SMT
 Isolated, Regulated, 18..36V input, 5V output
 \$8.80



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		This material is governed under the Creative Commons Attribution 4.0 Int'l license:			
Revision:		https://creativecommons.org/licenses/by/4.0/			
Date: 12/4/2020	Time: 12:09:34 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\Design\GWT\Aug12020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Spe					

DC-to-DC Converter, 48V Input, 5V/2A/10W Output

Convert 48V-Array-Power TO 5V-String-Power

SUMMARY


> 48V (36..56V) Input TO 5V/2A/10W Output DC-to-DC Converter, Non-Isolated, Regulated
 > Convert "48V-Array-Pwr" to "5V-String-Pwr"

DESIGN FILES

> Simulation: 48Vin-to-5Vout_10W_2A_LM76003_v9a.TSC
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: 36..56V in to 5V/2A/10W..", "Pow and Voltage Range Strategy...", and "300W Component Characteristics As Noted in Datasheets"
 > TI Reports: "48Vin-to-5Vout_10W_2A_LM76003_SIMULATION_RESULTS_&_DESIGN_NOTES.xlsx" and "48Vin-to-5Vout_10W_2A_LM76003_TiWebBenchReport.pdf"
 > Ma2_Solar_RD_PLAN.pdf / "48V-Array-Power and 5V-String-Power" and "Array of 300W Converters"

Input Filter, 36..56Vin, reduces radiated RFI and provides power to converter.


+400V wrt PCB COM
 48V_ArrayPwr is close to Earth GND.



Ignore This Schematic -- It is not used.

Buck Converter, 36..56Vin TO 5V/2A/10W Conversion, DC-to-DC

Ignore This Schematic -- It is not used.




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:34 PM			File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx_2004_Design\GWT\Ma2_Solar_RD_PLAN\100_SchPcb_CurrentWorkingFiles\Schematics\m100_Spe		
Sheet of					

Filter Between DC-to-DC Converter Output, and Analog Power

COLUMN #1 ONLY

We need to make power supplies larger to support more columns.


Reduce noise from DC-to-DC converter that enters Analog Power
Observed on Sim: Converts 20KHz 200mVpp square wave from Dc-to-Dc output into a 5mVpp sinewave and takes out higher frequencies.



Generate 4.3V Analog Power with linear vReg IC

COLUMN #1 ONLY

We need to make larger to support more columns.



Generate 3.6V Analog Power with linear vReg IC

COLUMN #1 ONLY

We need to make power supplies larger to support more columns.

DESIGN FILES

> Simulation: 5Vpwr to smaller Vpwr SlowSim PRECISE_CAPS...TSC
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: 5Vin to 4.3V/3.6V...", "Power and Voltage Range Strategy...", and "300W Component Characteristics As Noted in Datasheets"



3.45V_Clamp (current sink)

COLUMN #1 ONLY

We need to make larger to support more columns.

DESIGN FILES

> Simulation: "3.45V_Clamp_Via_Shunt...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Analog Clamping Protects A/D IC Input from over-current"



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:34 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi			Dev\iNet-4xx 2004 Design\4xx schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100		

DC-to-DC Converter, 5V/100mA Input, 3.3V/150mA Output (500mW, 3.3V Digital Power)

COLUMN #1 ONLY

We need to make larger to support more columns.

SUMMARY

4V to 7V Input TO 3.3V +/- 0.1V (0.15A/500mW) Output DC-to-DC Converter, Non-Isolated, Regulated
 $\$0.68 = (.035 \times 3) + (.14) + (.14) + (.01 \times 2) + (.02 \times 6)$


DESIGN FILES

> Simulation: TPS561201_5V_to_3.3V_17Vin_SlowSim_PRECISE_CAPS_v3a.TSC.TSC
 > Analysis: Gweinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: 5V in to 3.3V/130mA/500mW...", "Power and Voltage Range Strategy...", and "300W Component Characteristics As N in Datasheets"

Input Filter, 4V to 7V Input

COLUMN #1 ONLY


We need to make larger to support more columns.



Buck Converter, 4V to 7Vin TO 3.3Vout Conversion, DC-to-DC

COLUMN #1 ONLY

We need to make larger to support more columns.




OBSERVED ON SIMULATOR
 > Ripple from 20KHz previous Dc-Dc Converter: 500uVpp given 200mA stable load. This ripple is from 20KHz +/-100mV square wave added to input voltage in this simulation.
 > Ripple from this DC converter 30KHz own clk is 200uVpp
 > Ripple from load 100mA / 200mA 4KHz load change is 60mV (i.e. this is startup destabilization)

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:34 PM			File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx_2004 Design\Designs\Gweinreb_Manhattan2\100_SchPcb_CurrentWorkingFiles\Schematics\m100		
Sheet of			Schematic\m100		

Power Filter At Input of Isolated 5VDC-to-5VDC Converter

Reduces RFI emissions, reduces current/voltage fluctuation on bussed 5Vpwr.

Isolated 5VDC-to-5VDC Converter




Ignore This Schematic -- It is not used.
Ignore This Schematic -- It is not used.
Ignore This Schematic -- It is not used.

Title			www.Manhattan2.org		
Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/					
Size: Letter	Number:	Revision:	This material is provided "As Is", without warranty of any kind, express or implied.		
Date: 12/4/2020	Time: 12:09:35 PM	Sheet of	100		
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\GWT\Verib\Aug14\2020\100_SchPcb_CurrentWorkingFiles\Schematics\m100 Sp					


3.3V Buffered, for uProcessor ref input

ALL COLUMNS HAVE THIS




3.3V Buffered, for 16bit a/d ref input


Similar to above circuit
ALL COLUMNS HAVE THIS



2.81V Buffered, offset for main amplifier



Unused Op Amp




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:35 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi			Dev\iNet-4xx 2004 Design\Design\GWT\Aug12\2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100		

Bypass Mosfet Control Circuit

COLUMN #1 ONLY

DESIGN FILES

> Simulation: "ByPass_Mosfet_v3a.TSC"
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "GatePwr (10V) AboveMe Circuit"



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		This material is governed under the Creative Commons Attribution 4.0 Int'l license:			
Revision:		https://creativecommons.org/licenses/by/4.0/			
Date: 12/4/2020	Time: 12:09:35 PM	Sheet	of	This material is provided "As Is", without warranty of any kind, express or implied.	
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Des			Designer: Glenn Weinreb		

Generate Master Calibration Voltage (switchable)

SUMMARY


> create master calibration voltage which is switchable
 > these do not need to be accurate since 16bit a/d measures them when we power up calibration. we want them to be stable After power up cal.

DESIGN FILES

> Simulation: "vCalibration_Circuit...TSC"
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System", "vRef IC Accuracy", "Power a Voltage Range Strategy...", "Component Characteristics As Noted in Datasheets"
 > Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Select Master Calibration Voltage

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"
COLUMN #1 ONLY



Title		www.Manhattan2.org	
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 12/4/2020	Time: 12:09:35 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\Design\GWT\Aug12\20m100 SchPcb_CurrentWorkingFiles\Schematics\m100			

Create 3.3Vref, Buffer 3.3Vref, Create Calibration Voltages

SUMMARY


> create calibration voltages
 > these do not need to be accurate since 16bit a/d measures them when we power up calibration. we want them to be stable After power up cal.

DESIGN FILES

> Simulation: "vCalibration_Circuit...TSC"
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System", "vRef IC Accuracy", "Power a Voltage Range Strategy...", "Component Characteristics As Noted in Datasheets"
 > Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Generate 3.1Vcal_Buf & 750mVcal_Buf

COLUMN #1 ONLY




> $1K\ \Omega \times 1\ \mu F = 1mS$, $F_c = 160Hz$
 > $11K\ \Omega \times 1\ \mu F = 11mS$, $F_c = 16Hz$
 > 1uF less likely than 10uF to pick up RFI
 > place cap close to op amp
 > 85nA leakage from op amp does not effect vout since it spreads evenly into resistor ladder
 > LMV32x needs 1.4V headroom so we pwr it with 4.3Vpwr

LMV32xA: 1MHz, 1uS Rec, 5mVos OT, 5pF, 85nA mx 85°C (ST datasheet), 1V/uS, 65dB min OT, In -0.1 to (Vcc-1.4), Out 0.15V to (Vcc-0.15V), \$0.12/4ch, Ti "A" version is different from others

Generate Unbuffered Ref Voltages (94mV, 220mV)

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"


COLUMN #1 ONLY



Generate Buffered Ref Voltages (2.81V)

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"


COLUMN #1 ONLY



Generate Unbuffered Calibration Voltages (13mV, 85mV, 180mV, 380mV, 1.5V)

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"


COLUMN #1 ONLY



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:35 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi			Dev\iNet-4xx 2004 Design\Designs\GWeinreb\Aug12\2010_SchPcb_CurrentWorkingFiles\Schematics\m100		

ISOLATED CANbus Transceiver, Connect Elements in 1st Array Column


COLUMN #1 ONLY



Title			www.Manhattan2.org		
Size: Letter			Number:		
Date: 12/4/2020			Revision:		
Time: 12:09:35 PM			Sheet of		
File: C:\Users\glenn\Documents\GWT\gwi			Dev\iNet-4xx 2004 Des\glenn\GWT\100 SchPcb CurrentWorkingFiles\Schematics\100 Sp		



NON-ISOLATED CANbus Transciever, Connects elements within one horizontal row

ALL COLUMNS HAVE THIS



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:	This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Date: 12/4/2020		Time: 12:09:35 PM	Sheet	https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Des\Signer\GWT\Net-4xx 2004 Des\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Sp			This material is provided "As Is", without warranty of any kind, express or implied.		

Column Connectors -- Connect together Multiple PCB's Between Rows (i.e. on a column)




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:	This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Date: 12/4/2020		Time: 12:09:36 PM	Sheet of	https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Des\Signer\GWT\Net-4xx 2004 CBm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Sp			This material is provided "As Is", without warranty of any kind, express or implied.		

Current Measurement (via 1m ohm shunts)


For simulation, see 'CurrentShunt_DiffAmp.v12a.TSC'
 For analysis, see Gweinreb_Mahantanz_ResearchNotes.xls / SolarFor / *DESIGN: DIFFERENTIAL AMPLIFIER Measures ~4 to 15mV across Rshunt...
 ALL COLUMNS HAVE THIS

ALL COLUMNS HAVE THIS
 50mA pin 7 n/c, pin 10 = A, 19%/25% Din, Drive w 10k / 10k divider & -1Vpwr, 50.15
 Max: 2x 4.1, TMLUX1309, 45mA +-1Vhead 5.5V, 19%/25%, 11pF 220ohm TSSOP16
 U80



Provide +1V headroom via -1V/4.3Vpwr
 19% / 25% digital inputs receive:
 Logic 1: 1.96V wrt pin8 > 1.25% x (4.3V - -1V) = 1.38V
 Logic 0: 0.66V wrt pin8 < 1.19% x (4.3V - -1V) = 1.05V


ALL COLUMNS HAVE THIS
 50mA pin 7 n/c, pin 10 = A, 19%/25% Din, Drive w 10k / 10k divider & -1Vpwr, 50.15
 Max: 2x 4.1, TMLUX1309, 45mA +-1Vhead 5.5V, 19%/25%, 11pF 220ohm TSSOP16
 U81



Provide +1V headroom via -1V/4.3Vpwr
 19% / 25% digital inputs receive:
 Logic 1: 1.96V wrt pin8 > 1.25% x (4.3V - -1V) = 1.38V
 Logic 0: 0.66V wrt pin8 < 1.19% x (4.3V - -1V) = 1.05V


RFI Filter

OpAmp: TLV9064 4ch 10MHz 2mVos 25pA 80dB 750uA-oh TSSOP14
 U82A




Differential Amplifier (g = 2.3 x 2.4 = 5.44)

R84A
 ResTF: 6.9Kohm 75V 0.1% .06W 25ppm 0603
 3.3V * (102 / (102+6900)) = 0.04807V
 3.3Vref_Buf_B_Col_N1
 Place R's near op amp in+
 U83A
 OpAmp: TLV9064 4ch 10MHz 2mVos 25pA 80dB 750uA-oh TSSOP14




High Gain Fast Amplifier (G = 20)

R84B
 ResTF: 102ohm 75V 0.1% .06W 25ppm 0603
 48mV/Vcal
 U84
 OpAmp: LMV793 1ch 88MHz 2mVos 25pA 75dB PinOut SOT23-5
 LMV794, 2Ch, 80.82, 88MHz, 1.6mVos mx OT,
 25pA max OT, 28V/uS, 75dB min OT, In 0 to
 (Vcc-1.3V), Out 0.3V to (Vcc-0.3V)




Clamp to protect uProcessor

U84
 OpAmp: LMV793 1ch 88MHz 2mVos 25pA 75dB PinOut SOT23-5
 LMV794, 2Ch, 80.82, 88MHz, 1.6mVos mx OT,
 25pA max OT, 28V/uS, 75dB min OT, In 0 to
 (Vcc-1.3V), Out 0.3V to (Vcc-0.3V)




Low Pass Filter (Fc = 16KHz)

R85A
 ResTF: 10Kohm 75V 0.5% .06W 25ppm 0603
 1/6 x 10e3 x 1000e-12 = 16KHz
 U82D
 OpAmp: TLV9064 4ch 10MHz 2mVos 25pA 80dB 750uA-oh TSSOP14




Vout Voltage Monitoring (3MHz BW)

For simulation, see *100Vmeasure - vDivider to Op Amp -- 300K and 7K, v1a.TSC
 Calibration: measure here & also via main amp inverter to determine ratio of vDivider R's



Clamp to protect uProcessor



U86
 OpAmp: TLV9061 1ch 10MHz 2mVos 25pA 80dB 750uA-oh PinOut SOT23-5
 TLV9061, 30.22, 8270.5, 10MHz, 0.1uS Rec, 2mVos max OT,
 4pF, 25pA typ 85C, 6V/uS, 81dB,
 In -0.1 to (Vcc-1.4), Out 0.15V to (Vcc-0.15V)



FPGA Power Conversion

ALL COLUMNS HAVE THIS

For FPGA pin assignments, see file "FPGA_Solar_Array_Signal_Routing.xlsx"





Title			www.Manhattan2.org		
Size: Letter			Material shutdown is not to be used in other than emergency shutdown.		
Number:		Revision:		This material is provided "As Is", without warranty of any kind, express or implied.	
Date: 12/4/2020		Time: 12:09:36 PM		https://creativecommons.org/licenses/by/4.0/	
Sheet of		File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Des\Designer Glenn\0101152020 CBm100 SchPcb CurrentWorkingFiles\Schematics\m100 Sp			


FPGA System

ALL COLUMNS HAVE THIS

For FPGA pin assignments, see file "FPGA_Solar_Array_Signal_Routing.xlsx"



fpga power, clock, spi, etc?
fpga power, clock, spi, etc?
fpga power, clock, spi, etc?




Title	www.Manhattan2.org		
Size: Letter	Number:	Revision:	Material shutdown is not allowed. Do not allow others to turn power OFF to charge. This shutdown is on (we tell others to do emergency shutdown)
Date: 12/4/2020	Time: 12:09:36 PM	Sheet of	https://creativecommons.org/licenses/by/4.0/
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Desig\GWT\GWT_100_SchPcb_CurrentWorkingFiles\Schematics\m100 SchPcb			This material is provided "As Is", without warranty of any kind, express or implied.

FPGA Voltage Measurement

ALL COLUMNS HAVE THIS

For FPGA pin assignments, see file "FPGA_Solar_Array_Signal_Routing.xlsx"




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:	This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Date: 12/4/2020		Time: 12:09:36 PM	Sheet of	https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi			This material is provided "As Is", without warranty of any kind, express or implied.		
Dev\iNet-4xx 2004 Des			Designer: Glenn Weinreb		
Date: 12/4/2020			Time: 12:09:36 PM		
Sheet of			Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Sp		

Gate Drive: Left of Main Inductor (i.e. drive gates of Left_Lo and Left_Hi mosfets)


For simulation, see "Gate_Drv_Testing_LUCC27282_2xFet_Switch_v14f.TSC"
 For simulation, see GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / Buck Converter Math
ALL COLUMNS HAVE THIS

Input Filter
 0.3 ohm x 10uF = 3 uSec, 20 KHz Fc
 PEAK: 0.3A x 0.3 ohms = 100mV, 30mV
 AVG: 0.2A x 0.3 ohms = 66mV, 12mV




This gate driver does not have lockout, which means you can turn on both mosfets at same time and short Pw to ground and burn out mosfets. Also, this means you can run experiments such as measuring mosfet Ron by shorting them when sun is low. Or measuring gate leakage current.

I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)
I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)
I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)



Pull Down mosfet Left_LO's gate to keep from lifting when Left_HI mosfet turns on. This is done during EVERY CONVERSION CYCLE.




This mosfet is OFF during leakage test. It is only on for a moment while Left_HI is slewing (turning on).

M40 MOSFET: N-ch DMN607S6 60V 85mOhm SOT23
 DMN607S6, 3.5Vgs th fully on, 20Vgs max, 50.06 Ids/Igs, 1Vgs th
 Znens

Isolate mosfet Left_Lo's Gate from it's Gate Driver so we can measure it's leakage current

GLB Mosfet isolates Gate Driver from Left_Lo Gate, which enables us to measure the Left_Lo Gate leakage current, which enables us to know how long it will last.


We put 0.0 Volts drop (Vds) across GLB mosfet so gate leakage across it is 0.0, so it does not effect our measurement of Left_Lo gate leakage.



GLB isolates Gate Driver from Left_Lo's Gate, so that we can measure Left_Lo Gate Leakage Current. GLOB is always ON, except when you loose GatePwr (10V) or when Left_Lo is on for 10mSec or when you are doing Left_Lo leakage current testing.
 When doing leakage current testing, GLB is closed, and GLHD (hold down) is off.

Attach Inductor Left to COM via 33K ohm to bleed caps and measure mosfet Ron

GLLD Mosfet bleeds current from node to left of main inductor to COM via 33k ohm. This is used to measure Cin capacitance, measure Left_HI Ron, and measure Left_LO mosfet Ron. This mosfet is turned on rarely.



Measure Left_Lo mosfet gate leakage current

For simulation, see "Gate_Drv_Testing_LUCC27282_2xFet_Switch_v14f.TSC"
 For analysis and documentation, see > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "MOSFET Gate Leakage Current Measurement"


If you set MasterCal to 1500mV and Left_Lo gate leakage is 100pA, then you will get 100uV (100pA x 1M) across R_sense (1M) and then you will get 2200mV across R_gain (22M) and you will see 1502.2mV at op amp output and you will see 1499.9mV at R_sense input. Also, if you feed this into Main Amp input follower then you can compare this with 1500mV at 16bit a/d In-/In- differential input and multiply 2.2mV difference by a/d G=16/124/8/16 as needed.

If you set MasterCal to 1500mV and Left_Lo gate leakage is 10nA, then you will get 10mV (10nA x 1M) across R_sense (1M) and then you will get 220mV across R_gain (22M) and you will see 1720mV at op amp output and you will see 1490mV at R_sense input. Also, if you feed this into Main Amp input follower then you can compare this with 1500mV at 16bit a/d In-/In- differential input and multiply 2.2mV difference by a/d G=16/124/8/16 as needed.

We use 1500mV since we want to have Left_Lo mosfet Vgs to be as large as possible. We use 16bit a/d differential input since it gets us G = 124/124/8/16. We calibrate system per notes in .xls file.

TLV2333 is very low leakage.


For analysis and documentation, see > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "MOSFET Gate Leakage Current Measurement"



Calibration: short Gate_left_Lo to gnd, set -1V_APwr
 cal to 100mV and look at op amp output.
 For details, see .xls "MOSFET Gate Leakage Current Measurement"


Maintain 0Volts across GLOB mosfet during Left_LO leakage test (to set GLOB leakage to 0pA)

For simulation, see "Gate_Drv_Testing_LUCC27282_2xFet_Switch_v14f.TSC"
 For analysis, see: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "MOSFET Gate Leakage Current Measurement"



This op amp is ONLY used to help measure leakage current of Left_LO mosfet's gate. Also, this op amp ONLY does one thing, which is detects mosfet GLOB Drain voltage and then drives GLOB Source with that same voltage. This cause Vds (voltage across mosfet) to be 0.0V. This causes leakage current across GLOB to be 0.0pA. This means measured leakage is only coming from Left_Lo gate (and not it's driver).

Supply HO_Left Gate Power when Buck is OFF and Boost is ON




Example:
 * Buck Converter OFF, Boost Converter ON
 * Vin = 30V
 * Vout = 60V = Inductor_Right
 * GatePwr = 10V
 * HB_Right = square wave 10V to 70V
 * Inductor_Right = square wave 0V to 60V (Right HI Mosfet Source)
 * 100K ohm Path from Vout (60V) and HB_Right (70V), to Mosfet HI Left Gate

Gate Drive: Right of Main Inductor (i.e. drive gates of Right_Lo and Right_Hi mosfets)

For simulation, see "Gate_Drv_Testing_LUC227282_2xFet_Switch_v14f.TSC"
 For simulation, see GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / Buck Converter Math
ALL COLUMNS HAVE THIS

Input Filter
 $0.3\text{ohm} \times 10\mu\text{F} = 3\text{uSec}$, 20 KHz Fc
 PEAK: $0.3\text{A} \times 0.3\text{ohms} = 100\text{mV}$, 30mW
 AVG: $0.2\text{A} \times 0.3\text{ohms} = 66\text{mV}$, 12mW




This gate driver does not have lockout, which means you can turn on both mosfets at same time and short Pv to ground and burn out mosfets. Also, this means you can run experiments such as measuring mosfet Ron by shorting them when sun is low. Or measuring gate leakage current.

I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)
I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)
I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)

Boot Cap: Establishes voltage 10V higher than Mosfet source
 Z43B Zener: 15Vz 5% C 2W 100ppf SOT23-3
 C43B Cap: 0.47uF 100V 20% 125C 1206
 Limit gate current to improve longevity.
 Diode helps us turn off faster than turn on.
 R43C Res: 100mOhm 5% 12W 1A 300ppm 0805
 D43C Schottky: PMEG1010, 100V, 8V-1A 4x5 TjPwr SOD123Wide
 R43D Res: 1.5ohm 200V 1% 25W 200ppm 1206
 R43E Res: 1.5ohm 200V 1% 25W 200ppm 1206
 R43F Res: 49.9kOhm 75V 1% 08W 100ppm 0603
 Safety - keep mosfet off if GateDriver pwr is down
 Limit gate current to improve longevity.
 Diode helps us turn off faster than turn on.
 R43G Res: 100mOhm 5% 12W 1A 300ppm 0805
 D43E Schottky: PMEG1010, 100V, 8V-1A 4x5 TjPwr SOD123Wide
 R43H Res: 1.5ohm 200V 1% 25W 200ppm 1206
 R43L Res: 1.5ohm 200V 1% 25W 200ppm 1206
 R43K Res: 49.9kOhm 75V 1% 06W 100ppm 0603
 Safety - keep mosfet off if GateDriver pwr is down
 R43M Res: 100ohm 75V 1% 06W 100ppm 0603
 100 ohm protects circuit from over-current.
 $1.4\text{nC} / 16\text{mA} = 1.4\text{e-}9 / 16\text{e-}3 = 90\text{nSec}$
 $3\text{V} / 16\text{mA} = 187\text{ohm}$ Resistor from LVC 3.3V
 $(100\text{ohm} + 187\text{ohm}) \times 130\text{pF} = 37\text{nSec}$ time constant
 This fits to 0.5V when GRHD Drain moves (due to Drain to Gate capacitance), which turn on (100mA drain current for 7nSec) yet this is a short time.

Pull Down mosfet Right_Lo's gate to keep from lifting when Right_Hi mosfet turns on. This is done during EVERY CONVERSION CYCLE.




GRHD Mosfet holds down the RightLo Gate while Right_Lo's Source moves fast (dv/dt) and pushes current into Right_Lo's Gate and lifts it, and turns it on.
 The GateDvr pulls down gate via 3.0 ohm Rseries (which limits gate current). This mosfet is after those R's, we hold it down via gom ohm.
 This mosfet is OFF during leakage test. It is only on for a moment while Right_Hi is slewing (turning on).


M43A MOSFET: N-ch DMG2302LUK 20V 90mOhm SOT23 DMG2302LUK, N-Chan, 80.05, Sot23, 20Vds, 12Vgs, 90 mO, 1Vgs th, 130pF Cliss, 10uA Idss/Igss, Built in Zeners

Attach Inductor Right to COM via 33K ohm to bleed caps and measure mosfet Ron

GRLD Mosfet bleeds current from node to right of main inductor to COM via 33k ohm. This is used to measure Cin capacitance, measure Right_Hi Ron, and measure Right_Lo mosfet Ron. This mosfet is turned on rarely.



Supply HO_Right Gate Power when Buck is ON and Boost is OFF



Example:
 * Buck Converter ON, Boost Converter OFF
 * Vin = 60V
 * GatePwr = 10V
 * HB_Left = square wave 10V to 70V
 * Vout = 20V = Inductor_Right
 * Inductor_Left = square wave 0V to 60V (Left HI Mosfet Source)
 * 100k ohm Path from Vin (60V) and HB_Left (70V), to Mosfet HI Right Gate

Manage GatePwr in String of PCB's

COLUMN #1 ONLY

A

B

C

D

GatePwr in PCB above me in string (higher voltage)
This is 10V (GatePwr) + my Vout
15V DC-to-DC Converter at end of entire string

GatePwr_AboveMe
0 to 100V (Vout + 10V)
COLUMN #1 ONLY

$(100 // 100) + (100 // 100) = 100 \text{ ohms total}$
 $30\text{mA} \times 100 \text{ ohms} = 3\text{Vdrop}, 90\text{mWatts} \text{ -- very rare}$

RN44A Res4: 100ohm 50V 5% .06W 1206ve
RN44B Res4: 100ohm 50V 5% .06W 1206ve

RN44C Res4: 100ohm 50V 5% .06W 1206ve
RN44D Res4: 100ohm 50V 5% .06W 1206ve

D44A
Diode: BAS21 200V 5pF 50nS SOT23-3
BAS21L, \$0.02, 1x, sot23, 250V, 5pF, 50nS, 0.2uA/100V/85C
85V + 10V = 95V max

GatePwr_AboveMe Safer

A/D Voltage Measurement, 10V to +135V measurement (Vout + 10V)
PCB above me can turn it's GatePwr (10V) on or off via it's FPGA
and i can detect this w/ a/d and therefore communicate w/ pcb above me in string.

M44A
MOSFET: P-ch BSR92PH 250V 20ohm SOT23
BSR92PH, P-Chan, \$0.15, Sot23, 250V, 20ohms, 3Vgsth fully

D44B
Diode: BAS21 200V 5pF 50nS SOT23-3
BAS21L, \$0.02, 1x, sot23, 250V, 5pF, 50nS, 0.2uA/100V/85C

ConnectToGatePwrAboveMe MOSFET

Zener: 3Vz 5% C .2W 100pF SOT23-3
Z44A

R44A Res: 100Kohm 150V 1% .1W 100ppm 0805

R44B Res: 100Kohm 150V 1% .1W 100ppm 0805
Typ: 10V / 100K = 100uA, 1mW
Max: 75V / 100K = 750uA, 50mW

Output Power+ (e.g. 75V) - Vout_Pwr+

AboveMe_CtrlHi Mosfet
10V_AboveMe is always ON unless this
mosfet turns it OFF.

M44C
MOSFET: P-ch BSS84PH 60V 8ohm SOT23
BSS84PH, P-Chan, Sot23, 60V, 8O, 3.5Vgsth fully on, \$0.04

Z44F
Zener: 13Vz 5% C .2W 100pF SOT23-3
BZX84C13LT1G, 13Vz, 5% C, 100pF, .2W, Sot23, OFF
8V@100nA/25C, ON 14.2V@20mA/25C, \$0.02

R44C Res: 330Kohm 150V 1% .1W 100ppm 0805

R44D Res: 330Kohm 150V 1% .1W 100ppm 0805

DN40A
Diode: 3x Array BAS16 100V 4pF 6nS SOT363

This is typically 9.6V (GatePwr - 0.4V) or GatePwrAboveMe (14V) This limits GatePwr_MeOrAboveMe to 20V (safety only)

GatePwr_MeOrAboveMe
My GatePwr (10V) or PCB above me's GatePwr (14V)
Typically 10V yet max could be 28V while configuring.
If my GatePwr is up then this signal is (GatePwr - 0.4V/diode);
otherwise, this is PCB above me's GatePwr minus
his diode + 100 ohm + Mosfet.

Z44B
Zener: 30Vz 5% C .2W 100pF SOT23-3
Safety, keeps < 30V no matter what
Also, keeps this node > -0.6V

RN45C Res4: 47Kohm 50V 5% .06W 1206vex
RN45D Res4: 47Kohm 50V 5% .06W 1206vex
47K // 47K = 23.5K
30 Volts / 20 K ohm = 1.5mA, 45mW across this resistor
1.5mA x 75V = 112mW across Mosfet
30V is very rare, 10V is more typical.

LoadGatePwr MOSFET

FPGA_LoadDown_MeOrAboveMe

1 = fpga loads down MeOrAboveMe via 20K ohm
This can signal above PCB.
This can help drain capacitors for safety.
This can help w/ testing.

M44B
MOSFET: N-ch BSS123L 100V 6ohm SOT23
BSS123L, N-Chan, Sot23, 100V, 6O, 3Vgsth fully on,

GatePwr_BelowMe
PCB below me in string (lower voltage)
This powers mosfet gates in PCB below me.
COLUMN #1 ONLY

DESIGN FILES

> Simulation: "ByPass_Mosfet_v3a.TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "GatePwr (10V) AboveMe Circu

CIRCUIT OBJECTIVES

- > If no power appears in this array element, GatePwr (e.g. 10V) from Above element in string powers bypass MOSFET, which puts 0.004 ohms across string (instead of broken string).
- > If there is no PV power to entire string, then 5V-to-15V dc/dc converter at end of string (near ideal diode) puts 15V into string, which should turn on all ByPass MOSFETS, which pulls all elements in string to earth ground, which is safer.
- > If my local GatePwr (e.g. 10V) does not turn on (e.g. no PV power), then i still need to transfer the GatePwr_AboveMe (next element in string) to the GatePwr_BelowMe (previous element in string). We do this via the ConnectToGatePwrAboveMe MOSFET, which turns on automatically if our element has no power.
- > If there is no GatePwr_AboveMe power, then my local GatePwr (10V from PV) might supply the string element below me (GatePwr_BelowMe).
- > 18V Zener "LimitTo20V" limits GatePwr_BelowMe to <20V.
- > 30V Zener "30Vsafety" limits GatePwr_BelowMe to <30V, as an additional safety measure.
- > It is our intent to get GatePwr (10V) via our own local power (1st choice), or if our PV power is down, we get it from the string element above us (2nd choice). We are Not intending to pass The GatePwr (10V) above us when we are creating voltage at our element position, causing that GatePwr to be (10V + OurVoutVoltage) which might be 90V. The ConnectToGatePwrAboveMe mosfet opens if we try to do that, and limits the passed voltage to 20V.
- > This limiter sometimes oscillates, yet this is ok since this is not an operating scenario (GatePwr_AboveMe should not be passed below when we have PV power). Limiters are safety only.

DISCOVERY OF EACH ELEMENT WITHIN ONE STRING

> Discovery involves each element determining its own position within the string. We do this by first turning off all PV power and also all GatePwr (e.g. in factory), then last element in string has 5V-to-15V converter which turns on all ByPass mosfets via 0.6Vdrop diodes (8 x .6V = 4.8V), and first element in string loads down the 12V diode string via the 20K resistor and "LoadGatePwr" MOSFET. We measure diode string voltages with a/d to see position in string.

COMMUNICATING WITH STRING NEIGHBOR VIA FPGA DOUT BIT

> If you turn off PV power, turn off GatePwr, have 5V-to-15V dc-to-dc at end of string push 15V into GatePwr_AboveMe, turn on 20K load at bottom of string via "LoadGatePwr" MOSFET, then you will have low 0 to 15V voltages along the string. You can then turn on/off ConnectToGatePwrAboveMe MOSFET and measure these voltages to communicate a 0 and 1 between neighbors in the string. There is no reason to do this, yet i think this is possible.

FPGA_TurnOff10VaboveMe

LVC 3.3V (logic 0 = 0.4V, logic 1 = 2.8V)
1 = Fpga turns OFF GatePwr_AboveMe
0 = Fpga turns ON GatePwr_AboveMe
COLUMN #1 ONLY

Res4: 47Kohm 50V 5% .06W 1206vex
RN45A
RN45B

Z44C
Zener: 13Vz 5% C .2W 100pF SOT23-3
BZX84C13LT1G, 13Vz, 5% C, 100pF, .2W, Sot23, OFF
8V@100nA/25C, ON 14.2V@20mA/25C, \$0.02

Z44D
Zener: 15Vz 5% C .2W 100pF SOT23-3
15V zener

M44D
MOSFET: N-ch BSS123L 100V 6ohm SOT23
BSS123L, N-Chan, Sot23, 100V, 6O, 3Vgsth fully on, \$0.04

AboveMe_CtrlLo MOSFET
Turn ON this fet to turns OFF GatePwr_AboveMe

Z44E
Zener: 13Vz 5% C .2W 100pF SOT23-3

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:36 PM			File: C:\Users\glenn\Documents\GWT\gwi Dev\Net-4xx 2004 Design\Designs\GWT\100 SchPcb_CurrentWorkingFiles\Schematics\100 Sps		
Sheet of			100		

HiPwrOn SOURCE (aka "Emergency Shutdown", "System Reset")


- > Any element can initiate emergency shutdown of other elements in the array
- > Helps to mitigate fire risk when solar is placed near plywood
- > External switch enables fire dept to shut down system.

MASTER CONTROLLER ONLY (outside of array)

DESIGN FILES

- > Simulation: "SystemMasterReset_HiPwrOn_OptoCoupler_11a.TSC"
- > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "HiPwrOn (similar to System Master Reset) ..."

Master Controller, HiPwrOn Current SOURCE, 10 or 20mA, 3V



Current Limiter Turns on at 12mA (String HiPwrOn) or 24mA (Array HiPwrOn)

String Ctrl: Limit Current at 10mA (60 ohms)
10mA x 60 ohms = 0.6V

Array Ctrl: Limit Current at 10mA (30 ohms)
20mA x 30ohms = 0.6V
20mA x 0.6V = 12mW

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		This material is governed under the Creative Commons Attribution 4.0 Int'l license:			
Revision:		https://creativecommons.org/licenses/by/4.0/			
Date: 12/4/2020	Time: 12:09:36 PM	Sheet	This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi		Dev\iNet-4xx 2004 Des\Designer Glenn Weinreb 10/15/2020 CBm100_SchPcb_CurrentWorkingFiles\Schematics\m100			


HiPwrOn Transmit/Receive (aka "Emergency Shutdown", "System Reset"))

- > Any element can initiate emergency shutdown of other elements in the array
- > Helps to mitigate fire risk when solar is placed near plywood
- > External switch enables fire dept to shut down system.

COLUMN #1 ONLY

DESIGN FILES

- > Simulation: "SystemMasterReset_HiPwrOn_OptoCoupler_11a.TSC"
- > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "HiPwrOn (similar to System Master Reset) ..."



If fpga power is off, does it load this down?
If fpga power is off, does it load this down?

Title			www.Manhattan2.org		
Size: Letter			Number:		
Date: 12/4/2020			Revision:		
Time: 12:09:36 PM			Sheet of		
File: C:\Users\glenn\Documents\GWT\gwi			Dev\iNet-4xx 2004 Des		
Designer: Glenn Weinreb			Date: 12/4/2020		
C:\Users\glenn\Documents\GWT\gwi			Dev\iNet-4xx 2004 Des		

Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.
This material is governed under the Creative Commons Attribution 4.0 Int'l license:
<https://creativecommons.org/licenses/by/4.0/>
This material is provided "As Is", without warranty of any kind, express or implied.

Main Voltage Measurement Amplifier


For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSG" Main Voltage Measurement
ALL COLUMNS HAVE THIS

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise

DESIGN FILES

- > Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
- > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Voltage via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
- > Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:36 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi Dev\Net-4xx 2004 Design\Designs\GWT\Ma2\100 SchPcb_CurrentWorkingFiles\Schematics\m100 Sp					

MAIN MULTIPLEXOR -- BANK 6 -- Voltage Follower

For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
ALL COLUMNS HAVE THIS

DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
 > Analysis: Gweinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Voltage via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
 > Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"


2.81Vref_BUFFERED_Col_N
 Many measurements are wrt this 2.81V
 Need buffer to avoid crosstalk through 8:1 mux
 Each column has one of these.

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise

On simulation, we see 1/1000 leak with 100nSec rise time and 50 ohm R_source.
 Since these are buffered (low Rsource), we do not need to worry about crosstalk.
 Reference: "scdm216, Crosstalk Tests, v1.tsc"

ALL COLUMNS HAVE THIS
 50nA, pin 7 n/c, pin 11 = A, 19%/25% Din, Drive w 10k // 10K divider & -1Vpwr, \$0.15
 Mux: 8:1, TMUX1308, 45nA +-1Vhead 5.5V, 19%/25%, 11pF 220ohm TSSOP16
 U27A



8:1 MUX
COLUMN #1 ONLY
 Col_2_MainAmp_Output
 Col_3_MainAmp_Output
 Col_4_MainAmp_Output
 Col_5_MainAmp_Output

Spikes on ACOM between Columns will cause vMeas error at Col >= 2.
ACOM, MasterCal_Buf, 2.81Vcal, etc. needs to be shielded between layers.
Need to do all calibration with GatePwr off and no pwr switching.
2.81v is connected to ACOM via cap -- Need this stable during power conversion?!
Need ACOM stable between columns during pwr conversion!?

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:36 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Des			Designer: Glenn		

MAIN MULTIPLEXOR -- BANK 7 -- Voltage Follower

For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
 ALL COLUMNS HAVE THIS


DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Voltage via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
 > Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"

Since these are buffered (low Rsource), we do not need to worry about crosstalk.
 On simulation, we see 1/1000 leak with 100nSec rise time and 50 ohm R_source.
 Reference: "scdm216, Crostalk Tests, v1.tsc"

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:		This material is governed under the Creative Commons Attribution 4.0 Int'l license:	
Date: 12/4/2020		Time: 12:09:36 PM		https://creativecommons.org/licenses/by/4.0/	
Sheet of		This material is provided "As Is", without warranty of any kind, express or implied.			
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Des\Designer Glenn\010132020 CBm100 SchPcb CurrentWorkingFiles\Schematics\m100					

MAIN MULTIPLEXOR -- BANK 1 -- Inverting Input Channels


For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
 ALL COLUMNS HAVE THIS

DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
 > Analysis: Gweinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Voltage via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
 > Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise



Title			www.Manhattan2.org		
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020	Time: 12:09:36 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx_2004_Des\Designer\Gweinreb\Aug15_2020\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100_Sp					


MAIN MULTIPLEXOR -- BANK 2 -- Inverting Input Channels

For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
COLUMN #1 ONLY

- SUMMARY**
- > Main Voltage Measurement
 - > Supports measuring high voltages
 - > Very precise

DESIGN FILES

- > Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
- > Analysis: Gweinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Voltage via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
- > Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:37 PM			File: C:\Users\glenn\Documents\GWT\gwi Dev\Net-4xx 2004 Design\Designs\Gwinreb_Ma2_2020\100_SchPcb_CurrentWorkingFiles\Schematics\m100_S		
Sheet of					

MAIN MULTIPLEXOR -- BANK 3 -- Inverting Input Channels


ONLY ROW #1, COLUMN #1 ONLY

ONLY ROW #1, COLUMN #1 ONLY
 NLAST, 5nA, +-1Vheadroom, Pin 9 = A, Vee pin makes Din is easy, \$0.35
 Mux: 8:1, NLAST4051, 5nA +-1Vhead 5.5V, 0.8/2V, 8pF 46ohm TSSOP16
 U24A



EXPANSION

EXPANSION




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:		This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/	
Date: 12/4/2020	Time: 12:09:37 PM	Sheet	of	This material is provided "As Is", without warranty of any kind, express or implied.	
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\Designs\GWT\Aug1208\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Spc					

MAIN MULTIPLEXOR -- BANK 4 -- Inverting Input Channels

Power Supply Readback COLUMN #1 ONLY

DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Volt: via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
 > Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"




Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:	This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Date: 12/4/2020		Time: 12:09:37 PM	Sheet of	https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx_2004 Design\Designs\GWT\Aug12020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Spe			This material is provided "As Is", without warranty of any kind, express or implied.		

MAIN MULTIPLEXOR -- BANK 5 -- Inverting Input Channels

Diagnostics
COLUMN #1 ONLY

DESIGN FILES


> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Volt: via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:37 PM			File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\gwi_Dev\iNet-4xx 2004 Design\CurrentWorkingFiles\Schematics\m100 SchPcb		
Sheet of			m100 SchPcb		


Power Conversion, Buck Converter

For simulation, see "Gate_Drv_Testing_UC227282_2xFet_Switch_v14f.TSC"
 For analysis, see GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / Buck Converter Math
 ALL COLUMNS HAVE THIS




Power Conversion, Boost Converter

Right_Hi MOSFET
 MOSFET: N-ch DMT10H009 100V 8mOhm PowerTDFN8
 M31A




Output Capacitor

Vout TP31C
 C out TP31B




Bypass Mosfet

M33A MOSFET: N-ch TP43R70A 100V 4mOhm 8-SOP-Advance
 Bypass Mosfet (bypass entire DC-DC converter if it fails)
 TP43R70APULL-IG, N-Chan, 50.61, 8-PowerVDFN, 100V, 4 m ohm, 2.5Vgs th




PV Power Filter

For simulation, see "Gate_Drv_Testing_UC227282_2xFet_Switch_v14f.TSC"
 For simulation, see GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / DC-to-DC Converter Input filter...



Power Input Capacitor (Cin)

C36A Cap: 2.2uF 100V 20% 125C 1210
 C36B Cap: 2.2uF 100V 20% 125C 1210
 C36C Cap: 2.2uF 100V 20% 125C 1210
 C36D Cap: 2.2uF 100V 20% 125C 1210
 C36E Cap: 2.2uF 100V 20% 125C 1210
 C36F Cap: 2.2uF 100V 20% 125C 1210
 C36G Cap: 2.2uF 100V 20% 125C 1210
 C36H Cap: 2.2uF 100V 20% 125C 1210
 C36I Cap: 2.2uF 100V 20% 125C 1210
 C36J Cap: 2.2uF 100V 20% 125C 1210
 C36K Cap: 2.2uF 100V 20% 125C 1210



Vsource: C_out on right, L_source: C_out on left of L, is this ok w/ BOOST converter?

PLACE SHUNTS 1 & 2 NEXT TO EACH OTHER

PLACE SHUNTS 7 & 8 NEXT TO EACH OTHER

Scale and Buffer High Voltages For Voltage Measurement, Detect Overvoltage (>88V), and Detect UnderVoltage (<3V)

ALL COLUMNS HAVE THIS SUMMARY

- > Scale voltage 1/30, detect overvoltage (>88V), detect undervoltage (<3V), and OpAmp buffer for Vmeasure mux.
- > Digital outputs from comparator go to FPGA who can respond quickly
- > Op Amp buffers drive uProcessor Ain pins and/or Mux

DESIGN FILES

- > Simulation: "Detect_88V_Overvoltage_Comparator...TSC" and "Detect_3V_Any_Voltage_Comparator...TSC"
- > Analysis: Gweinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Things to Measure At Night with No PV Power...", "Detects Voltage...", "Calibration System"
- > Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Scale 1/30

For mathematical analysis see: Detect_88V_Overvoltage_Comparator...TSC


Detect overVoltage (>88V)

Detect UNDER voltage (<3V)

For mathematical analysis see: Detect_3V_Any_Voltage_Comparator...TSC

Op Amp Buffer

For simulation, see "100Vmeasure - vDivider to Op Amp, via.TSC" CALIBRATION: measure here and also via main amp inverter



ANALYSIS

Gain = 33/(33+1000) = 0.0319 = 1 / 31.3

+ 400nA leakage x 33K = +13mV at comparator Input 13mVos x 31 = 400mV error
Vin, 0.4/88 = 0.5%. One can see this error via simulator.

1M and 33K are accurate to 0.5%, and this gives you 1% accuracy. You can calibrate this out with 16bit a/d that reads same thing.

88Vin / 31.3 Gain = 2.8111V

100V / 1MEG = 100uA, 10mW
50V / 1MEG = 50uA, 2.5mW

Delay observed on sim w/ 0 to 90V Square Wave: 400nSec

9mVos x 31 = 300mV error wrt Vin, 0.3/88 = 0.3%

threshold vRef accuracy = 0.5% (Rt) + %0.5% (Rb) + 0.2% ref = 1.2%

Accuracy wrt Vin and 88V threshold
= 1% (R1) + 0.5% (R2) + 0.5% (leakage) + 0.3% (Vos) + 1.2% (vRef)
= (+1.5+0.5+0.3+1.2) = +3.5%, 3.5% x 88 = +3V

FPGA Detects Analog Pwr


R60L: Res: 3.9Kohm 75V 1%, 0.06W 100ppm 0603
3.6V/4K = 1mA if APwr on and DPwr off

ToFPGA 3.6V APwr GOOD
3.6V_APwr - 3.6V+0.1V
hi if analog pwr is good
Connect to FPGA w/ internal pull-DOWN


Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:37 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Design\Gweinreb_Manhattan2_2010_SchPcb_CurrentWorkingFiles\Schematics\m100 Sp					

i60x instruNet Schematics

m100_Group_AtoD_and_Calibration.SchDoc
m100_Group_AtoD_and_Calibration.SchDoc



m100_Group_Measurement.SchDoc
m100_Group_Measurement.SchDoc



m100_Group_Power_Conversion.SchDoc
m100_Group_Power_Conversion.SchDoc




m100_Group_Communication.SchDoc
m100_Group_Communication.SchDoc



m100_Group_Power_Supply.SchDoc
m100_Group_Power_Supply.SchDoc



m100_Group_System.SchDoc
m100_Group_System.SchDoc



m100_Group_Array.SchDoc
m100_Group_Array.SchDoc



Fiducias

FD10
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Top,]

FD11
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Top,]

FD12
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Top,]

FD20
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Bottom]

FD21
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Bottom]

FD22
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Bottom]

PCB Registration Holes

RH1
0.128" dia pcb assm/test registration hole
z NoPART: 0.128in registration hole
Permitted Layers Rule [Permitted Layers - Top,]

RH2
0.128" dia pcb assm/test registration hole
z NoPART: 0.128in registration hole
Permitted Layers Rule [Permitted Layers - Bottom]

m100 Pcb



PCB: m100
P1

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:	This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Date: 12/4/2020		Time: 12:09:37 PM	Sheet of	https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Spe					

Communication Between Adjacent Array Elements within One Row

> Adjacent converters communicate before receiving CANbus address to help determine address during discovery phase.

ALL COLUMNS HAVE THIS

DESIGN FILES


> Simulation: "Comm_Between_Array_Base_Elements_v2.TSC"
 > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Communication Betw Adjacent Elements"

SIGNALLING BETWEEN ARRAY BASES (e.g. string 0 element 0 to string 1 element 0).

Assume +-5V common mode voltage between GND's of adjacent BASES. Parts: 200K (\$0.002), 4Res netw (\$0.01), Diode Array (\$0.04), Mux Ch (\$0.03) = \$0.08 total

Dout	CMV	Amp_Out
0.5V	+5V	1.63 V
2.8V	+5V	1.86 V
0.5V	-5V	.63 V
2.8V	-5V	.86 V
0.5V	0V	1.13 V
2.8V	0V	1.36 V

RN47A Res4: 33Kohm 50V 5% .06W 1206vex
 RN47B Res4: 33Kohm 50V 5% .06W 1206vex
 1.5V / 66K = 22uA, 33uW



DN47A Diode: 3x Array BAS16 100V 4pF 6nS SOT363
 DN47B Diode: 3x Array BAS16 100V 4pF 6nS SOT363


BAS16H, 3x Array, 100V, 4pF, 6nS,
 0.3uA/50V/85C typ, sot363, \$0.05
 50mA: 1Vf @ 25C max

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:	This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Date: 12/4/2020		Time: 12:09:37 PM	Sheet of	https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Des\Designs\GWeinreb\Aug13\2020 CBm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Sp			This material is provided "As Is", without warranty of any kind, express or implied.		

Row Connectors -- Connect together Multiple PCB's on one Row

ALL COLUMNS HAVE THIS

Column #1 PCB supplies entire Row w/ power



Xmc4200 Microcontroller ADC


ALL COLUMNS HAVE THIS

Platform To Go: https://www.infineon.com/dgdl/Infineon-XMC4200_Platform2Go-UserManual-v01_00-EN.pdf?fileId=5546d462f229553016f8ca76c12c96
 Platform To Go: https://www.infineon.com/dgdl/Infineon-XMC4200_Platform2Go-UserManual-v01_00-EN.pdf?fileId=5546d462f229553016f8ca76c12c96

Two A/D's Process Each Conversion Cycle in Real-time


Measure 7x CurrentShunts 1.5MHz BW

0 to 3.3V measurement, 1.5MHz BW
 0 to 3V, 115mV/Amp with 1m ohm shunt



Measure Vout 5MHz BW

0 to 3.3V measurement




Calibration Occurs when DC-to-DC is not running (and try to do some measurements inbetween DC-to-DC cycles)

?? what is our strategy for a/d measurements during dc-to-dc conversion? only col1 has 16bit a/d. can we slip alternative channel inbetween cycles? should all colums have 16bit a/d?
 If we are doing voltage regulation we could slip in diagnostic voltage measurement every N cycles of current measurement.
 If we are doing current regulation we could slip in diagnostic voltage measurement every N cycles of voltage measurement.


Master vCal_BUFF

0 to 3.3V measurement




MainAmplifier_Vout

0 to 3.3V measurement




PvPwr_BUFF

PvPwr, Buffered, G=0.0319
 0 to 3.3V measurement




Vout_Pwr_BUFF

Vout, Buffered, G=0.0319
 0 to 3.3V measurement




Xmc4200 Microcontroller, Dual 12bit 5Ms/sec A/D's
 3V / 12bit = 0.8mV LSB

U1E
 uProc: XMC4200F64K256BAXQ, M4, 256K flash, 40k ram, LQFP-64



CAN_Node_0_Receive
 ToFPGA CANBus_ArrayRow_Receive
 To Fpga, 3.3V logic
 1 = recessive (logic 1, termination has 0V across canbus wires)

Xmc Alternate VAREF (alternate analog ref input)
 This drives Ch0 of Group#0 and Ch0 of Group#1



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			This material is provided "As Is", without warranty of any kind, express or implied.		
Time: 12:09:37 PM			File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\Designs\GWT\m100 SchPcb_CurrentWorkingFiles\Schematics\m100 Sp		
Sheet of			Date: 12/4/2020		

Xmc4200 Microcontroller

ALL COLUMNS HAVE THIS

m100_16bit_AtoD.SchDoc

COLUMN #1 ONLY

- ToFPGA AtoD_SDO
- FPGA AtoD_SCK
- FPGA AtoD_SDI
- FPGA AtoD_CS
- ToFrom FPGA AtoD_MCLKIN

CCU40_OUT0

ToFPGA AtoD_IRQ_MDAT

FPGA, LVC 3.3V, 2mA

m100_CANbus_Isolated.SchDoc

COLUMN #1 ONLY

FPGA_CANBus_ArrayColumn_Transmit

From Fpga, 3.3V logic, 4mA
If uProcessor or FPGA does not boot we want this to be at 3.3V
1 = recessive (logic 1, termination puts 0V across canbus wires)
0 = dominant (logic 0, drive 2V across canbus wires)

ToFPGA_CANBus_ArrayColumn_Receive

To Fpga, 3.3V logic
1 = recessive (logic 1, termination has 0V across canbus wires)
0 = dominant (logic 0, someone is driving 2V across canbus wires)

m100_CANbus_NotIsolated.SchDoc

ALL COLUMNS HAVE THIS

FPGA_CANBus_ArrayRow_Transmit

From Fpga, 3.3V logic, 4mA
If uProcessor or FPGA does not boot we want this to be at 3.3V
1 = recessive (logic 1, termination puts 0V across canbus wires)
0 = dominant (logic 0, drive 2V across canbus wires)

ToFPGA_CANBus_ArrayRow_Receive

ToFPGA_CANBus_ArrayRow_Receive

To Fpga, 3.3V logic
1 = recessive (logic 1, termination has 0V across canbus wires)

FPGA_CANBus_ArrayRow_S_Ctrl

From Fpga, 3.3V logic, 4mA
0 = transmitter enabled, 1 = receive only

- SPI, 16bit a/d, CS 52
- SPI, 16bit a/d, SCLK 51
- uP_P1.2 FPGA Interface 50
- CCU40_OUT0 49
- 16bit ADC MCLK 48
- CAN Node 1 Receive 48
- SPI, 16bit a/d, MISO 47
- SPI, 16bit a/d, MOSI 55
- SPI FPGA Interface_SCLK 54
- SPI FPGA Interface_MOSI 53
- uP_P1.5 FPGA Interface 46
- uP_P3.0 FPGA Interface 5

U1D

uProc: XMC4200F64K256BAXQ, M4, 256K flash, 40k ram, LQFP-64

- P1.0 *SPI_U0C0_SELO0_CS0
- P1.1 *SPI_U0C0_SCLK
- P1.2
- P1.3
- P1.4 CAN_Node_1_RX
- P1.5 *SPI_U0C0_MISO/MRST
- P1.7 *SPI_U0C0_MOSI/MTSR
- P1.8 SPI_U1C1_SCLK
- P1.9 SPI_U1C1_MOSI/MTSR
- P1.15
- P3.0

* serial interface to 16bit a/d

U1C

uProc: XMC4200F64K256BAXQ, M4, 256K flash, 40k ram, LQFP-64

- SPI FPGA Interface_MISO 2
- uP_P0.1 FPGA Interface 1
- SPI FPGA Interface_CS1 64
- uP_P0.3 FPGA Interface 63
- uP_P0.4 FPGA Interface 62
- uP_P0.5 FPGA Interface 61
- uP_P0.6 FPGA Interface 60
- TDI FPGA Interface 58
- uP_P0.8 FPGA Interface 57
- SPI FPGA Interface_CS0 4
- uP_P0.10 FPGA Interface 3
- uP_P0.11 FPGA Interface 59
- CAN Node 0 Transmit 34
- TDO 33
- ADC_EMUX_00 32
- ADC_EMUX_01 31
- ADC_EMUX_02 30
- uP_P2.5 FPGA Interface 29
- uP_P2.6 FPGA Interface 36
- CAN Node 1 Transmit 35
- uP_P2.8 FPGA Interface 28
- ADC_EMUX_11 26
- ADC_EMUX_12 25

- P0.0 SPI_U1C1_MISO/MRST
- P0.1
- P0.2 SPI_U1C1_SELO1_CS1
- P0.3
- P0.4
- P0.5
- P0.6
- P0.7 JTAG_DEBUG_TDI
- P0.8
- P0.9 SPI_U1C1_SELO0_CS0
- P0.10
- P0.11
- P2.0 CAN_Node_0_TX
- P2.1 JTAG_DEBUG_TDO
- P2.2 ADC_EMUX_00
- P2.3 ADC_EMUX_01
- P2.4 ADC_EMUX_02
- P2.5
- P2.6
- P2.7 CAN_Node_1_TX
- P2.8
- P2.9
- P2.14 ADC_EMUX_11
- P2.15 ADC_EMUX_12

Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:		Revision:		This material is governed under the Creative Commons Attribution 4.0 Int'l license:	
Date: 12/4/2020		Time: 12:09:37 PM		https://creativecommons.org/licenses/by/4.0/	
File: C:\Users\glenn\Documents\GWT\gwi		Dev\iNet-4xx 2004 Design		This material is provided "As Is", without warranty of any kind, express or implied.	

Xmc4200 Microcontroller, System

ALL COLUMNS HAVE THIS

3.3V_DPwr Digital Power Place cap close to uP IC
3.3V +/-0.1V

Similar to Xmc4200 Platform To Go board:
C20A Cap: 10uF 10V 20% 125C 0805
C20B Cap: 10uF 10V 20% 125C 0805
C20C Cap: 10uF 10V 20% 125C 0805

C20D Cap: 0.1uF 25V 20% 125C 0603
C20E Cap: 0.1uF 25V 20% 125C 0603
C20F Cap: 0.1uF 25V 20% 125C 0603

Similar to Xmc4200 Platform To Go board:
C20H Cap: 10uF 10V 20% 125C 0805

C20J Cap: 0.1uF 25V 20% 125C 0603
C20K Cap: 0.1uF 25V 20% 125C 0603
C20L Cap: 0.1uF 25V 20% 125C 0603

3.6V_APwr Analog Power
3.6V +/-0.1V

C20P Cap: 10uF 10V 20% 125C 0805
C20S Cap: 10uF 10V 20% 125C 0805

C20T Cap: 0.1uF 25V 20% 125C 0603
C20W Cap: 0.1uF 25V 20% 125C 0603

Xmc VDDP (digital power)

Xmc VBAT (Hibernate Pwr, RTC)

1.3V internally generated

Xmc Digital GND

Xmc VAREF (VDDA, Analog Pwr)

Xmc VSSA (Analog GND)


U1A
uProc: XMC4200F64K256BAXQ, M4, 256K flash, 40k ram, LQFP-64

VDDP (Digital Pwr)	8
VDDP	38
VDDP	56
VBAT (Battery Pwr)	13
VDDC (1.3V core)	9
VDDC	42
VSS	37
VSSO	41
EP (Exposed Pad Under IC)	65
VDDA/VAREF (Analog Pwr)	22
VSSA/VAGND (Analog Gnd)	21


U1B
uProc: XMC4200F64K256BAXQ, M4, 256K flash, 40k ram, LQFP-64

HIB_IO_0	10	Hibernate I/O
TCK	45	JTAG DEBUG TCK
TMS	44	JTAG DEBUG TMS
RESET#	43	PORST_N
7	7	USB_DP
6	6	USB_DM
XTAL1	39	XTAL1
XTAL2	40	XTAL2
RTC_XTAL1	11	RTC_XTAL1
RTC_XTAL2	12	RTC_XTAL2


Microcontroller, 10-pin Debug Connector



Clock (12MHz, fast, more power)



RTC (32KHz, slow, low power)



Title			www.Manhattan2.org		
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.		
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 12/4/2020			Time: 12:09:37 PM		
Sheet of			This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi Dev\iNet-4xx 2004 Design\Current\WorkingFiles\Schematics\m100 SchPcb			CurrentWorkingFiles\Schematics\m100 SchPcb		