


16bit A/D

ALL COLUMNS HAVE THIS



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:
Revision:			https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:17 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\Designs\GWI\BDA01\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_16bit_AtoD.SchDoc			Design: Glenn Weinreb, August 1, 2020

DC-to-DC Converter, 24..84V Input, 10V/200mA/2W, Output (MOSFET Gate Power)

ALL COLUMNS HAVE THIS

SUMMARY


24..84V in to 10V/0.2A/2W out DC-to-DC Converter, Non-Isolated, Regulated

DESIGN FILES

> Simulation: 24..84Vin-to-10Vout_2W_200mA_LM5163_Tina_v5a.TSC
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: 24..84V in to 10V/2A/2W out..", "and Voltage Range Strategy...", and "300W Component Characteristics As Noted in Datasheets"
> TI Reports: "24..84Vin-to-10Vout_2W_200mA_LM5163_QuickstartCalculator.xlsm" and "24..84Vin-to-10Vout_2W_200mA_LM5163_WebBenchReport.pdf"


Input Power Filter, 24..84Vin

ALL COLUMNS HAVE THIS



Buck Converter, 24..84Vin TO 10Vout Conversion, DC-to-DC

ALL COLUMNS HAVE THIS



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:17 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\Bench\100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_24to84V_TO_10V_2W_PowerSupply.SchDoc			Design: G. Weinreb, Aug 1, 2020

Create 3.3Vreference (buffered and unbuffered versions)


COLUMN #1 ONLY

SUMMARY
> Convert 4.3V (Analog Pwr) to 3.3Vreference
> Buffer 3.3Vreference (drives dyanic loads such as a/d vRef input pin)

DESIGN FILES
> Simulation: "3.3Vref_OpAmpBuffer...TSC" and "vCalibration_Circuit...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System", "vRef IC Accuracy", "Power . Voltage Range Strategy..."., "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Create 3.3Vreference (unbuffered)

COLUMN #1 ONLY



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:17 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Designs\GWeinreb\Aug14, 2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_3.3Vreference.SchDoc			

DC-to-DC Converter, +3.3V Input (3.3V_DPwr), -1V/30mA/30mW Output (-1V_APwr)

COLUMN #1 ONLY We need to make larger to support more columns.

SUMMARY

> 3.15V + 0.1 Input To 1V + 0.05V (30mV/30mV) Output, DC-to-DC Converter, Non-Isolated, Regulated
> 15mA x 2V Drop = 30mW wasted power, 33% efficient.
> Accuracy: +85mV = 8.5% x 1V = 1% (Op Amp 10mVos, 0.01V/1V = 1%) + 2% (1% + 1% shunt resistors) +
1% (TLV431 shunt) + 4.5% (0.30 x 15mA = 45mV, 45mV/1V = 4.5%)
> Cost: \$0.74 = 0.32 + (3 * 0.035) + (0.025) + (0.01 * 2) + 0.08 + 0.13 + 0.03 + 0.024

DESIGN FILES


```
> Simulation: 3.3Vpwr to -1Vpwr Conversion QuickSim_SIMPLE_CAPS_Pnp_v2a
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: +3.3Vin to
-1VDC...", "Power and Voltage Range Strategy...", and "300W Component Characteristics As No
in Datasheets"
```

Flying Capacitor Inverter (+3.3V to -3V)

COLUMN #1 ONLY

We need to make larger to support more columns

ns. **Filter, 5KHz**



-3V to -1V reference

COLUMN #1 ONLY


We need to make larger to support more columns.

Power Output Buffer

COLUMN #1 ONLY

We need to make larger to support more columns.

Output Capacitor




Title			www.Manhattan2.org Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge
Size: Letter	Number:	Revision:	This material is governed under the Creative Commons Attribution 4.0 Intl license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:17 PM	Sheet of	This material is provided "As is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWU\gw1\DeviNet-4xx 2004 Design			https://www.manhattan2.org/2020/10/100_SchPeb_CurrentWorkingFile

Power Filter At Input of Isolated 18..36VDC-to-5VDC Converter, 10Watt

Reduces RFI emissions, reduces current/voltage fluctuation on bussed 32V Array Power
COLUMN #1 ONLY

Isolated 18..36VDC-to-5VDC 10Watt Converter




DC-to-DC Converter, 5V/100mA Input, 3.3V/150mA Output (500mW, 3.3V Digital Power)

COLUMN #1 ONLY
We need to make larger to support more columns.

SUMMARY
4V to 7V Input TO 3.3V +/- 0.1V (0.15A/500mW) Output DC-to-DC Converter,
Non-Isolated, Regulated
\$0.68 = (.035*3) + (.14) + (.16) + (.14) + (.01*2) + (.02*6)


DESIGN FILES
> Simulation: TPS561201_5V_to_3.3V_17Vin_SlowSim_PRECISE_CAPS_v3a.TSC.TSC
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: 5V in to 3.3V/130mA/500mW...", "Power and Voltage Range Strategy...", and "300W Component Characteristics As in Datasheets"

Input Filter, 4V to 7V Input



Buck Converter, 4V to 7Vin TO 3.3Vout Conversion, DC-to-DC

COLUMN #1 ONLY
We need to make larger to support more columns.




OBSERVED ON SIMULATOR
> Ripple from 20KHz previous Dc-Dc Converter:
500uVpp given 200mA stable load. This ripple is from 20KHz +/-100mV square wave added to input voltage in this simulation.
> Ripple from this DC converter 30KHz own clk is 200uVpp
> Ripple from load 100mA / 200mA 4KHz load change is 60mV (i.e. this is startup destabilization)

Title			www.Manhattan2.org
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:17 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\Bldg\100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_5V_TO_3.3V_500mW_PowerSupply.SchDoc			Design: G. Weinreb, Aug 1, 2020

Power Filter At Input of Isolated 5VDC-to-5VDC Converter

Reduces RFI emissions, reduces current/voltage fluctuation on bussed 5Vpwr.

Isolated 5VDC-to-5VDC Converter




Ignore This Schematic -- It is not used.
Ignore This Schematic -- It is not used.
Ignore This Schematic -- It is not used.

Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:
Revision:			https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:17 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_5V_to_5V_1W_IsolatedDcToDc_Converter.SchDoc			

3.3V Buffered, for uProcessor ref input


ALL COLUMNS HAVE THIS




3.3V Buffered, for 16bit a/d ref input

Similar to above circuit


ALL COLUMNS HAVE THIS



2.81V Buffered, offset for main amplifier



Unused Op Amp



OpAmp: LMV324A 4ch 1MHz 5mVos 85nA 65dB TSSOP14			www.Manhattan2.org	
U96D			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/	
Title			This material is provided "As is", without warranty of any kind, express or implied.	
Date:	11/30/2020	Time: 12:12:17 PM	Sheet	of
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Design-GWT\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Buffered_Vref.SchDoc			Designer: Glenn Weiner	

Bypass Mosfet Control Circuit

COLUMN #1 ONLY

DESIGN FILES

> Simulation: "ByPass_Mosfet_v3a.TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "GatePwr (10V) AboveMe Circ

If Vout > 91V (+6V), then this turns Bypass mosfet ON to protect all components that are rated for 100V. This is tricky, since if you have a source of 100V and it can put in 2A, then you will put 200W into Bypass MOSFET. We assume this occurs for only a moment. There are other circuits that detect overvoltage and then FPGA opens up Hi/1Lo1/Hi2/Lo2 as needed, yet that is different. The string of 3 zeners turns on when you put >88V or < -13V across it

Note that "B" version is 2% accurate and "C" is 6% accurate and we have two B versions that are 43V. There is also a 13V C in the other direction, so that current does not flow if Vout is between 0V and 10V.

If Vout >91V then this turns on and you might see 0.1mA flow here as Vout regulates at 90V (MOSFET could burn much pwr). If ByPassTurnOff is ON, then you will get 2mA here and 2mA x 43V = 90mW across 43V zener.

My GatePwr (10V) or PCB above me's GatePwr (14V). Typically 10V yet max could be 28V while configuring. If my GatePwr is up then this signal is (GatePwr - 0.4V/diode); otherwise, this is PCB above me's GatePwr minus his diode + 100 ohm + Mosfet.

We drive Bypass MOSFET Gate via GatePwr_MeOrAboveMe and this occurs even if there is absolutely no power on this PCB (no 3.3Vpwr, no GatePwr, no PV).

uP MUST force ByPass MOSFET OFF BEFORE it puts any voltage at VOUT, otherwise it will dump 300W into ByPass Mosfet (short out vout).

1 = Force Bypass Mosfet OFF
0 = Allow Bypass Mosfet to be ON
LVC3.3V, 4mA

if uP power is off, this ByPassTurnOff MOSFET will be OFF via 20K (and then Bypass MOSFET will get turned ON via GatePwr_MeOrAboveMe)

Res4: 22Kohm 50V 5% .06W 1206vex
20uA Leakage x 20K = 400mV
2.5V / 20K = 125uA, 0.5mW

M46A
MOSFET: N-ch BSS123L 100V 6ohm SOT23
BSS123L, N-Chan, Sot23, 100V, 6O, 3Vgs th fully on,
Z46D
Zener: 13Vz 5% C .2W 100pF SOT23-3

Title			www.Manhattan2.org	
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As is", without warranty of any kind, express or implied.	
Number:				
Revision:				
Date: 11/30/2020	Time: 12:12:18 PM	Sheet of		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "GatePwr (10V) AboveMe Circ			Design\GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "GatePwr (10V) AboveMe Circ	

Vout_Pwr+

ARRAY_ELEMENT_TOP

Drain

Source

ARRAY_ELEMENT_BOTTOM


Generate Master Calibration Voltage (switchable)

SUMMARY
> create master calibration voltage which is switchable
> these do not need to be accurate since 16bit a/d measures them when we power up calibration. we want them to be stable After power up cal.

DESIGN FILES
> Simulation: "vCalibration_Circuit...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System", "vRef IC Accuracy", "Power . Voltage Range Strategy..."., "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Select Master Calibration Voltage

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"
COLUMN #1 ONLY



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:
Revision:			https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:18 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Designs\GWeinreb\Aug14, 2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Calibration_System.SchDoc			


Create 3.3Vref, Buffer 3.3Vref, Create Calibration Voltages

SUMMARY
> create calibration voltages
> these do not need to be accurate since 16bit a/d measures them when we power up calibration. we want them to be stable After power up cal.

DESIGN FILES
> Simulation: "vCalibration_Circuit...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System", "vRef IC Accuracy", "Power . Voltage Range Strategy..."., "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Power Supply and Voltage Reference"

Generate 3.1Vcal_Buf & 750mVcal_Buf

COLUMN #1 ONLY




> 1K ohm x 1uF = 1mS, Fc = 160Hz
> 11K ohm x 1uF = 11mS, Fc = 16Hz
> 1uF less likely than 10uF to pick up RFI
> place cap close to op amp
> 85nA leakage from op amp does not effect vout since it spreads evenly into resistor ladder
> LMV32x needs 1.4V headroom so we pwr it with 4.3Vpwr

LMV32xA: 1MHz, 1uS Rec, 5mVos OT, 5pF, 85nA mx 85°C (ST datasheet), 1V/uS, 65dB min OT, In -0.1 to (Vcc-1.4), Out 0.15V to (Vcc-0.15V), \$0.12/4ch, Ti "A" version is different from others

Generate Unbuffered Ref Voltages (94mV, 220mV)

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"


COLUMN #1 ONLY



Generate Buffered Ref Voltages (2.81V)

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"


COLUMN #1 ONLY



Generate Unbuffered Calibration Voltages (13mV, 85mV, 180mV, 380mV, 1.5V)

Calculations: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Calibration System"


COLUMN #1 ONLY



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:18 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Designs\GWeinreb\AUG11, 2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Calibration_Voltages.SchDoc			Designed by Glenn Weinreb

ISOLATED CANbus Transciever, Connect Elements in 1st Array Column


COLUMN #1 ONLY



Title			www.Manhattan2.org
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:18 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_CANbus_Isolated.SchDoc			Designed by Glenn Weinberg Aug 26, 2020


NON-ISOLATED CANbus Transciever, Connects elements within one horizontal row

ALL COLUMNS HAVE THIS



Title				www.Manhattan2.org	
Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge					
Size: Letter		Number:		This material is governed under the Creative Commons Attribution 4.0 Intl license: https://creativecommons.org/licenses/by/4.0/	
Revision:				This material is provided "As is", without warranty of any kind, express or implied.	
Date: 11/30/2020	Time: 12:12:18 PM	Sheet	of		
File: C:\Users\glenn\Documents\GWTgw\DeviNet-4xx 2004 Design\Design\GWTgw\Aug 25, 2020\Bm100 SchPcb CurrentWorkingFiles					

Column Connectors – Connect together Multiple PCB's Between Rows (i.e. on a column)



Title			www.Manhattan2.org
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:18 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx 2004 Design\GWT\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Column_Connectors.SchDoc			Designed by Glenn Weinberg Aug 26, 2020

For simulation, see "CurrentShunt_DiffAmp_v12a.TSC"
For analysis, see GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: DIFFERENTIAL AMPLIFIER Measures ~4 to 15mV across Rshunt..."
ALL COLUMNS HAVE THIS

-4 to 15mV across Rshunt...
OpA

MHz 2mVos 25pA 80dB 750uA-ch TSSOP14

U84
OpAmp: LMV793 1ch 88MHz 2mVos 25pA 75dB Pin1out SOT23-5

Pin1out SOT23-5



3.45V Clamp

R96G
Res: 33ohm 75V 1% 0.6W 100ppm 0603
33 ohm helps up and drive diode P!
Protect Xmic620 from overvoltage

D86
Schottky: 2x Series BAT454S 30V SOT23-3
ACOM

Measure Vout 5MHz BW

Measure Output Voltage
ALL COLLIMONS HAVE THIS


If you look at 300 ohm x 2pF at gain you see 0.2MHz BW. Yet we are doing much more. This is due to gain peaking (according to sim) which offsets these other things. For details, see sim file ("xmicMeasure - Dividator to Op Amp - 300k and 1pF, vA.TSC").

Title				www.Manhattan2.org			
Date				Material contained in this file can be Used, Shared or Modified, for any purpose, at no charge.			
Size		Letter	Number	Revision:			
Date		10/20/2002		Time: 12:12:19 PM Sheet of			
File:				C:\Users\glenn\Documents\GW\Gen\Net4x4\Designs\4x4_schematics\m100_Ma2SolAPCB100_SchPcb_CurrentWorking\IsisSchematics\m100_Specific\m100_Current_MeasurementSchDoc			


FPGA Power Conversion

ALL COLUMNS HAVE THIS

For FPGA pin assignments, see file "FPGA_Solar_Array_Signal_Routing.xlsx"



FPGA_Solar_Array_Signal_Routing



FPGA_Solar_Array_Signal_Routing

Title			www.Manhattan2.org		
Size: Letter			Material should not be used for anything other than the intended purpose (no charge).		
Number:			This material is provided "As Is", without warranty of any kind, express or implied.		
Revision:			https://creativecommons.org/licenses/by/4.0/		
Date: 11/30/2020	Time: 12:12:19 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GnWeimB01Aug262020\Bm100_SchPcb_CurrentWorkingFiles					

1

2




3

4

FPGA System

ALL COLUMNS HAVE THIS

For FPGA pin assignments, see file "FPGA_Solar_Array_Signal_Routing.xlsx"



Title			www.Manhattan2.org		
Size: Letter			Material should not be used for any other purpose without the express written consent of the manufacturer. This material is provided "As Is", without warranty of any kind, express or implied.		
Date: 11/30/2020			Time: 12:12:19 PM		
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_FPGA_System.SchDoc			Sheet 1 of 1		

fpga power, clock, spi, etc?



fpga power, clock, spi, etc?

fpga power, clock, spi, etc?

FPGA Voltage Measurement


ALL COLUMNS HAVE THIS

For FPGA pin assignments, see file "FPGA_Solar_Array_Signal_Routing.xlsx"



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:19 PM	Sheet of	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_FPGA_Vmeasure.SchDoc			

For simulation, see "Gate_Drv_Testing_UCC27282_2xFet_Switch_v14f.TSC"
For simulation, see GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Buck Converter Math"
ALL COLUMNS HAVE THIS



Limit gate current to improve longevity.
Diode helps us turn off faster than turn on.
R40C Res: 100mOhm 5% 12W 1A 300ppm 0805
D40A Schottky: PMEG10010, 100V 8V1A 4x5 70pF SOD123Wide

R40A Res: 1.5ohm 200V 1% 25W 200ppm 1206
R40B Res: 1.5ohm 200V 1% 25W 200ppm 1206

R40D Res: 49.9Kohm 15W 1% 96W 100ppm 0603
Safety – keep mosfet off if GateDriver power

GLHD Mosfet

FPGA Gate Drive Pull-Up Load

3V_{DD} short Left Lo to 3V_{DD} (hold it down)
3V_{DD} short Gate for 16mA with 3.3VperV

R40E
Res = 100ohm 7W 1% 65W 100ppm 0603
100 ohms protect from over-current.
1.4e-9 / 16mA = 1.4e-9 / 16e-3 = 8.75e-11 sec
3V_{DD} / 16mA = 0.1875 Volt from LVC 3.3 V
(100psec + 1875ps) x 10^9 = 375ns - 375ns time constant.
This lifts it above where GLHD Drain moves (due to Drain to Gate capacitance), which turn on 100mA drain current for 16mA by the MOSFET while Le_Hi is slewing (turning off).

This mosfet is OFF during leakage test.
It only on for a moment while Le_Lo is slewing (turning on).

GLHD Mosfet holds down the Left Lo Gate while Le_Lo's Source moves fast (dV/dt) and pushes current into Left Lo's Gate and lifts it, and turns it on.

The GateDrvr pulls down gate via a o.3 ohm Resistor (which limits gate current). This resistor is after those R's, we hold it down via gdm ohm.


PCDM

This mosfet is OFF during leakage test. It is only on for a moment while Left_Hi is slewing (turning on).

M40
MOSFET: N-ch DMG2302UK 20V 90mOhm SOT
 DMG2302UK, N-Chan, \$0.05, SolT3, 20Vds,
 12Vgs, 90 mA, 1Vgs th, 130pF Ciss, 10uA
 Idss/Igss, Built in Zeners

GLB Mofset isolates Gate Driver from Left_Lo Gate, which enables us to measure the Left_Lo Gate leakage current, which enables us to know how long it will last.

We put 0.0 Volts drop (V_{ds}) across GLB mosfet so gate leakage across it is 0.0, so it does not effect our measurement of Left_Lo gate leakage.



For simulation, see "Gate_Drv_Testing_UCC27282_2xFet_Switch_v14f.TSC"
For analysis, see: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "MOSFET Gate Leakage Current Measurement"

RL411A
RevA: 47Kohm 50V 5%, 06W 120dexv
Max: 10V / 50K = 200uA, 2mW
Note: If op amp goes high by 0.6V it will turn on GLB internal diode.

U4B2
OpAmp: TLV333 2ch 350KHz; 16uVs 125uA 102dB S08
VERY LOW LEAKAGE OP-AMP

RL41B
RevA: 47Kohm 50V 5%, 06W 120dexv
Max: 10V / 50K = 200uA, 2mW

RL41C
RevA: 47Kohm 50V 5%, 06W 120dexv
(10V-5V) / 50K = 100uA, 0.5mW
50uA x 50K = 50e-12 x 50e3 = 2.5uVs

C41A
C41B

1 2 3 4 5 6 7 8

1 2 3 4 5 6 7 8

This op amp is ONLY used to help measure leakage current of Left_Lo mosfet's gate. Also, this op amp ONLY does one thing, which is detects mosfet GLB Drain voltage and then drives GLB Source with that same voltage. This cause Vds (voltage across mosfet) to be 0.0V. This causes leakage current across GLB to be 0.0pA. This means measured leakage is only coming from Left_Lo gate (and not it's driver).

GLLD Mosfet bleeds current from node to left of main inductor to COM via 33k ohm. This is used to measure Cin capacitance, measure Left_HI Ron, and measure Left_LO mosfet Ron. This mosfet is turned on rarely.



for analysis and documentation, see > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "MOSFET Gate Leakage Current Measurement"


If you set MasterCal to 1500mV and Left_Lo gate leakage is 100pA, then you will get 100uV ($100\text{pA} \times 1\text{M}$) across R_sense (1M) and then you will get 2200uV across R_gain (22M) and you will see 1502.2mV at op amp output and you will see 1499.9mV at R_sense input. Also, if you feed this into Main Amp input follower then you can compare this with 1500mV at 16bit a/d In+/In- differential input and multiply 2.2mV difference by a/d $26=6$ and see $2.2\text{mV} \times 26 = 33\text{mV}$ different at A/D.

you set MasterCal to 1500mV and Lett_Lo gate leakage is 10nA, then you will get 10mV ($10\text{nA} \times 1\text{M}$) across R_{sense} (1M) and then you will get 10mV across R_{gain} (22M) and you will see 1720mV at op amp output and you will see 1490mV at R_{sense} input. Also, if you feed this into Main input follower then you can compare this with 1500mV at 16bit a/d In+/In- differential input and multiply 220mV difference by a/d $2^{16} = 2^{14}/8/16$ as needed.

We use 1500mV since we want to have Left_Lo mosfet Vgs to be as large as possible. We use 16bit a/d differential input since it gets us $G = 1/2 \times 4/8 \times 16$. We calibrate system per notes in .xls file.

LV2333 is very low leakage.

For analysis and documentation, see > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "MOSFET Gate Leakage Current Measurement"



$(V_{out} + 10V)$
 HB_Right
 V_{out}
 V_{out_P+}
 V_{out_P-}
 $D37R$ Diode: BAS21 200V 5pF 50nS SOT23-3
 $D37S$ Diode: BAS21 200V 5pF 50nS SOT23-3
 $BAS21L$ 80.02 1x 50pF 250V 5pF 50nS 10pA/100V/85C
 $R37S$
 Res: 100kOhm 200V 1% 25W 100ppm 1206
 50V / 100K ohm = 0.5mA z55W
 2K pF x 100K ohm = 200uSec TC
 HB_Right

```
Example:
* Buck Converter OFF, Boost Converter ON
* Vin = 30V
* Vout = 60V = Inductor_Right
* GatePwr = 10W
* HB_Right = square wave 10V to 70V
  * Inductor_Right = square wave 0V to 60V (Right HI Mosfet Source)
* 100K ohm Path from Vout (60V) and HB_Right (70V), to Mosfet HI Left Gate
```

Title			www.Manhattan2.org		
Size: Letter			Number:		
Revision:			Material contained in this file can be Used, Shared or Modified, for any purpose, at no charge.		
Date: 11/30/2020			Time: 12:12:19 PM		
Sheet of			This material is governed under the Creative Commons Attribution 4.0 International License: https://creativecommons.org/licenses/by/4.0/		
File: C:\Users\gleam\Documents\GWU\gw			Dev\Net-4xx 2020 4xx Design\Design\2020 4xx Sch\Bp\m100 Specific\m100 GateDrive Left_SchDoc		

Gate Drive: Right of Main Inductor (i.e. drive gates of Right_Lo and Right_Hi mosfets)

For simulation, see "Gate_Drv_Testing_UC227282_2xFet_Switch_v14f.TSC"
For simulation, see GWhisper's_Manhattan2_ResearchNotes.xls / SolarRoof / "Buck Converter Math"
ALL COLUMNS HAVE THIS

Input Filter
0.3 ohm x 10uF = 3 uSec, 20 KHz Fc
PSAK: 0.3s x 0.3 ohms = 100mV, 30mW
AVG: 0.2A x 0.3 ohms = 66mV, 12mW
R43A Res: 330mOhm 5% .06W 4A 300ppm 0603
C43A Cap: 10uF 25V 20% 125C 1206
L43 Gate Driver: NCP81075MTTXG Half Bridge 200V 4A WDFN10
GatePwr 10Vpwr
PCOM
FPGA_GateDrive_Right_Hi
FPGA_GateDrive_Right_Lo
From FPGA LVC 3.3V 2mA
1 = turns on Right_Lo / Right_Hi mosfet
RN37C Res4: 330ohm 50V 5% .06W 1206ve
RN37D Res4: 330ohm 50V 5% .06W 1206ve
330 protects IC if digital pwr appears before Vdd.
330 x 5uF = 2nS. 3V / 330 = 10mA, 30mW
3V / 33K = 100uA, 0.3mW
RN85C Res4: 33Kohm 50V 5% .06W 1206vex
RN85D Res4: 33Kohm 50V 5% .06W 1206vex
If both FPGA ctrl signals are 1 then you will short out PvPwr !


This gate driver does not have lockout, which means you can turn on both mosfets at same time and short Pv to ground and burn out mosfets. Also, this means you can run experiments such as measuring mosfet Ron by shorting them when sun is low. Or measuring gate leakage current.

I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)
I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)
I need DCV 10V above src to Keep Mosfet always on (from gatepwr above)

Pull Down mosfet Right_Lo's gate to keep from lifting when Right_Hi mosfet turns on. This is done during EVERY CONVERSION CYCLE.

FPGA_GatePullDown_Right_Lo

3V: short Right_Lo gate to 0V (hold it down)
FPGA output set for 16mA with 3.3Vpwr
R43M Res: 100ohm 75V 1% .06W 100ppm 0603
100 ohm protects circuit from over-current.
1.4nC / 16mA = 1.4e-9 / 16e-3 = 90nSec
3V / 16mA = 187ohm Resource from LVC 3.3V
(100ohm + 187ohm) x 130pF = 37nSec time constant
This lifts to 0.6V when GRHD Drain moves (due to Drain to Gate capacitance), which turn on 100mA drain current for 7nSec) yet this is a short time.




GRHD Mosfet
GRHD Mosfet holds down the RightLo Gate while Right_Lo's Source moves fast (dV/dT) and pushes current into Right_Lo's Gate and lifts it, and turns it on.
The GateDvr pulls down gate via 3.0 ohm Rseries (which limits gate current). This mosfet is after those R's, we hold it down via 90m ohm.
This mosfet is OFF during leakage test. It is only on for a moment while Right_Hi is slewing (turning on).


M43A MOSFET: N-ch DMG2302UK 20V 90mOhm SOT23
DMG2302UK, N-Chan, \$0.05, Sot23, 20Vds, 12Vgs, 90 mD, 1Vgs th, 130pF Ciss, 10uA Icss,Igss, Built in Zeners

Attach Inductor Right to COM via 33K ohm to bleed caps and measure mosfet Ron

GRLD Mosfet bleeds current from node to right of main inductor to COM via 33K ohm. This is used to measure Cin capacitance, measure Right_Hi Ron, and measure Right_Lo mosfet Ron. This mosfet is turned on rarely.
FPGA_BleedCurrent_Right
3V: turn on 33K ohm load
FPGA programmed for 8mA output, 3.3V LVC



Supply HO_Right Gate Power when Buck is ON and Boost is OFF



Example:
* Buck Converter ON, Boost Converter OFF
* Vin = 60V
* GatePwr = 10V
* HB_Left = square wave 10V to 70V
* Vout = 20V = Inductor_Right
* Inductor_Left = square wave 0V to 60V (Left HI Mosfet Source)
* 100K ohm Path from Vin (60V) and HB_Left (70V), to Mosfet HI Right Gate

Title				www.Manhattan2.org
Size: Letter				Material contained in this file can be Used, Shared or Modified, for any purpose, at no charge. This material is governed under the Creative Commons Attribution 4.0 license. https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:19 PM	Sheet: 1 of 1	This content is provided "as is," without warranty of any kind, express or implied.	
File: C:\Users\glenn\Documents\GWT_gwt_Dev\Net-4xx 2004 Design\Designs\Gate_Drv_Testing_UC227282_2xFet_Switch_v14f.TSC				Designs\Gate_Drv_Testing_UC227282_2xFet_Switch_v14f.TSC

COLUMN #1 ONLY



Title	www.Manhattan2.org		
Size:	Letter	Number:	Revision:
Date:	11/30/2020	Time:	12:12:19 PM
File:	C:\Users\glenn\Documents\GWL\gwlDev\Net-4xx 2004 Design\Design\GWL\HWB\HWB Aug 14, 2020.m100 Sch Pcb CurrentWorkingFiles	Sheet of	


HiPwrOn SOURCE (aka "Emergency Shutdown", "System Reset")

> Any element can initiate emergency shutdown of other elements in the array
> Helps to mitigate fire risk when solar is placed near plywood
> External switch enables fire dept to shut down system.
MASTER CONTROLLER ONLY (outside of array)

DESIGN FILES

> Simulation: "SystemMasterReset_HiPwrOn_OptoCoupler_11a.TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "HiPwrOn (similar System Master Reset) ..."

Master Controller, HiPwrOn Current SOURCE, 10 or 20mA, 3V



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:
Revision:			https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:19 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWeinreb\Aug 26 2020\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_HiPwrOn_Source.SchDoc			


HiPwrOn Transmit/Receive (aka "Emergency Shutdown", "System Reset"))

- > Any element can initiate emergency shutdown of other elements in the array
- > Helps to mitigate fire risk when solar is placed near plywood
- > External switch enables fire dept to shut down system.

COLUMN #1 ONLY

DESIGN FILES

- > Simulation: "SystemMasterReset_HiPwrOn_OptoCoupler_11a.TSC"
- > Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "HiPwrOn (similar System Master Reset) ..."



If fpga power is off, does it load this down?
If fpga power is off, does it load this down?

Title			www.Manhattan2.org
Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/			
Date: 11/30/2020	Time: 12:12:19 PM	Sheet of	This material is provided "As is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx 2004 Design\GWeinreb\Bim100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_HiPwrOn_TmitAndRev.SchDoc			Designed by Glenn Weinreb Aug 26, 2020


Main Voltage Measurement Amplifier

For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC" Main Voltage Measurement
> Supports measuring high voltages
> Very precise

DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Volt via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"

U51A
OpAmp: OPA388 1ch 10MHz 7uVos 400pA 124dB SO8
OPA388, 1Ch, \$1.12, 10MHz, 7uVos mx OT,
400pA mx OT, 5V/uS, 124dB min OT, In -.05V to
(Vcc+0.1V), Out 300mV to (Vcc-300mV)
ALL COLUMNS HAVE THIS



Leakage_Current x Rfb = Vout Error.
Simulator shows 0% leakage going thru Rg.
100% goes through Rfb (30K). Rg current is
set with Ron and (Vsource - OpAmpInM), not
leakage.

100nA x 30K = 3000 μ V (1/1K wrt 3Vout)
10 nA x 30K = 300 μ V (1/10K wrt 3Vout)
1 nA x 30K = 30 μ V (1/100K wrt 3Vout)

Cfb (e.g. 10pF) is tricky. You need 10 to 18pF total to stop gain peaking, which will wreck accuracy. Cfb pF + switch
pF = total pF. NLAST4501 datasheet says 10pF. I need to set Cfb later in field after observing prototype. Cfb has
BIG effect on accuracy if input is switching.

BW is slew rate limited (6V/uSec). Also, $1/(6 \times 30K \times (3 + 8) \times 1e-12) = 0.4$ MHz. 3pF Cfb is needed to stop gain
peaking. BW measured with sim at 0.7MHz after adding 3pF.

If this switch is open then the main op amp has 30K feedback resistor (R_feedback) and it then becomes
inverting amplifier where gain = - R_feedback / R_gain.

If this switch is closed then the main op amp has 50 ohms R_feedback (resistance of this switch), OpAmp
INPUT- is not connected, a signal is connected to OpAmp INPUT+, and op amp becomes voltage voltage with a
gain of 1.

The level translator will short 4.3V to 1V via 1500 for about 100nSec (3mA) while switching, which is
acceptable. It consists of \$0.06 mosfet array (1 N and 1 P) and \$0.02 resistor network (4 R's, 750 ohms each).

2:1 vDivider
10K x 10pF = 100nSec
(3V - -1V)/2 = 2V
(0.4V - -1V)/2 = 0.7V
From FPGA, LVC 3.3V, 2mA, G=1 (1), G=Rfb/Rg (0)
0.4V to 3.1V
ALL COLUMNS HAVE THIS

Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:19 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWeinreb\Aug14, 2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_MainMeas_Amplifier.SchDoc			

MAIN MULTIPLEXOR -- BANK 6 -- Voltage Follower


For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
ALL COLUMNNS HAVE THIS

DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.Xls / SolarRoof / "DESIGN: Measure High Volt
via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage
Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge.
Number:			This material is governed under the Creative Commons Attribution 4.0 Int'l license:
Revision:			https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWeinreb\Aug 26, 2020\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Mux_Follower6.SchDoc			

MAIN MULTIPLEXOR -- BANK 7 -- Voltage Follower

For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
ALL COLUMNS HAVE THIS


DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.Xls / SolarRoof / "DESIGN: Measure High Volt
via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage
Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise

Since these are buffered (low Rsource), we do not need to worry about crosstalk.
On simulation, we see 1/1000 leak with 100nSec rise time and 50 ohm R_source.
Reference: "scdm216, Crosstalk Tests, v1.tsc"



Title			www.Manhattan2.org
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx 2004 Design\GWeinreb\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Mux_Follower7.SchDoc			Designed by Glenn Weinreb Aug 25, 2020

MAIN MULTIPLEXOR -- BANK 1 -- Inverting Input Channels






For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
ALL COLUMNS HAVE THIS

DESIGN FILES

> Simulation: "Amplifier 400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
> Analysis: GWeinreb Manhattan2_ResearchNotes.Xls / SolarRoof / "DESIGN: Measure High Volt
via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage
Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2 Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise



FPGA: 0.4V to 3.1V
2:1 vDivider (10K ohm, 10K ohm)
10K x 10pF = 100nSec
Hi: (3V - -1V)/2 = 2V
Lo: (0.4V - -1V)/2 = 0.7V

ResTF: 33Kohm 75V 0.5% .06W 25ppm 0603 R20F

-50mV to 3.05V measurement
Gain = -30K/33K
AmpOut = 2.81V - (AmpIn x 0.90)

Master_vCal_BUFF

0V .. 3.1V calibration voltage
This is used to calibrate the other channels.

Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx 2004 Design\GWeinreb\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Mux_Inverter1.SchDoc			

MAIN MULTIPLEXOR -- BANK 2 -- Inverting Input Channels


For Mathematical Analysis, see "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
COLUMN #1 ONLY

SUMMARY

- > Main Voltage Measurement
- > Supports measuring high voltages
- > Very precise


DESIGN FILES

> Simulation: "Amplifier_400V_SE_1MHz_Mux_Between_Rg-Rfb...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.Xls / SolarRoof / "DESIGN: Measure High Voltage via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"




Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\Net-4xx 2004 Design\Design-GWT\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Mux_Inverter2.SchDoc			Design-GWT\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Mux_Inverter2.SchDoc

ONLY ROW #1, COLUMN #1 ONLY



COLUMN #1 ONLY

```
> Simulation: "Amplifier 400V SE 1MHz Mux Between Rg-Rfb...TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / "DESIGN: Measure High Volt
via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage
Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"
```




COLUMN #1 ONLY

```
> Simulation: "Amplifier 400V SE 1MHz Mux Between Rg-Rf...TSC"
> Analysis: GWeinreb Manhattan2_ResearchNotes.xls / SolarRoof / "DESIGN: Measure High Volt
via Inverting Op-Amp...", "Power and Voltage Range Strategy...", "Current and Voltage
Measurements", "Component Characteristics As Noted in Datasheets"
> Ma2_Solar_RD_PLAN.pdf / "Voltages are prepared for Measurement"
```




Power Conversion, Buck Converter


For simulation, see "Gate_Drv_Testing_UCC27282_2xFet_Switch_v14f.TSC"
For analysis, see GWeiReb_Manhattan2_ResearchNotes.xls / SolarRoof / "Buck Converter Math"
ALL COLUMNS HAVE THIS




Power Conversion, Boost Converter



Output Capacitor




Bypass Mosfet




PV Power Filter

For simulation, see "Gate_Drv_Testing_UCC27282_2xFet_Switch_v14f.TSC"
For simulation, see GWeiReb_Manhattan2_ResearchNotes.xls / SolarRoof / "DC-to-DC Converter Input filter..."



Power Input Capacitor (Cin)



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified, for any purpose, at no charge.
Date: 11/30/2020			This material is governed under the Creative Commons Attribution 4.0 Int'l license.
File: C:\Users\glenn\Documents\GWT_gwt_Dev\Inet-4xx 2004 Design\ResearchNotes\Aug 7, 2020\Bm100_SchPch_CurrentWorkingFile\Schematics\m100_Specific\m100_Power_Conversion.SchDoc			

i60x instruNet Schematics

m100_Group_AtoD_and_Calibration.SchDoc
m100_Group_AtoD_and_Calibration.SchDoc



m100_Group_Measurement.SchDoc
m100_Group_Measurement.SchDoc



m100_Group_Power_Conversion.SchDoc
m100_Group_Power_Conversion.SchDoc



m100_Group_Communication.SchDoc
m100_Group_Communication.SchDoc



m100_Group_Power_Supply.SchDoc
m100_Group_Power_Supply.SchDoc



m100_Group_System.SchDoc
m100_Group_System.SchDoc



m100_Group_Array.SchDoc
m100_Group_Array.SchDoc



Fiducias

FD10
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Top,]

FD11
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Top,]

FD12
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Top,]

FD20
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Bottom]

FD21
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Bottom]


FD22
z NoPART: FIDUCIA-1mm-3mm
Permitted Layers Rule [Permitted Layers - Bottom]

PCB Registration Holes

RH1
0.128" dia pcb assm/test registration hole
z NoPART: 0.128in registration hole
Permitted Layers Rule [Permitted Layers - Top,]

RH2
0.128" dia pcb assm/test registration hole
z NoPART: 0.128in registration hole
Permitted Layers Rule [Permitted Layers - Bottom]

m100 Pcb



PCB: m100
P1

Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Project.SchDoc			

Communication Between Adjacent Array Elements within One Row

> Adjacent converters communicate before receiving CANbus address to help determine address during discovery phase.
ALL COLUMNS HAVE THIS

DESIGN FILES


> Simulation: "Comm_Between_Array_Base_Elements_v2.TSC"
> Analysis: GWeinreb_Manhattan2_ResearchNotes.xls / SolarRoof / "Communication Bet Adjacent Elements"

SIGNALLING BETWEEN ARRAY BASES (e.g. string 0 element 0 to string 1 element 0).

Assume +-5V common mode voltage between GND's of adjacent BASES. Parts: 200K (\$0.002), 4Res netwc (\$0.01), Diode Array (\$0.04), Mux Ch (\$0.03) = \$0.08 total

Dout	CMV	Amp_Out
0.5V	+5V	1.63 V
2.8V	+5V	1.86 V
0.5V	-5V	.63 V
2.8V	-5V	.86 V
0.5V	0V	1.13 V
2.8V	0V	1.36 V

RN47A	Res4: 33Kohm 50V 5% .06W 1206vex
RN47B	Res4: 33Kohm 50V 5% .06W 1206vex
	1.5V / 66K = 22uA, 33uW




Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWeinreb\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Row_Communication.SchDoc			

Row Connectors -- Connect together Multiple PCB's on one Row







ALL COLUMNS HAVE THIS

Db25-Left



Db25-Right

Column #1 PCB supplies entire Row w/ power



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Date: 11/30/2020	Time: 12:12:20 PM	Sheet of	
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\Bm100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Row_Connectors.SchDoc			

Xmc4200 Microcontroller ADC

ALL COLUMNS HAVE THIS

Platform To Go: https://www.infineon.com/dgdl/Infineon-XMC4200_Platform2Go-UserManual-v01_00-EN.pdf?fileId=5546d462f229553016f8fca76c12c96
Platform To Go: https://www.infineon.com/dgdl/Infineon-XMC4200_Platform2Go-UserManual-v01_00-EN.pdf?fileId=5546d462f229553016f8fca76c12c96

Two A/D's Process Each Conversion Cycle in Real-time

Measure_7x_CurrentShunts_1.5MHz_BW

0 to 3.3V measurement, 1.5MHz BW
0 to 3V, 115mV/Amp with 1m ohm shunt

R19E
Res: 220ohm 75V 1% .06W 100ppm 0603
200nA leakage x 200 ohms = 40uV error

A/D input is dynamic load and RC helps to stabilize it

C19E
Cap: 100pF 100V 5% npo 125C 0603
100pF x 200ohms = 20nSec

Measure_Vout_5MHz_BW

0 to 3.3V measurement

R19D
Res: 220ohm 75V 1% .06W 100ppm 0603
200nA leakage x 200 ohms = 40uV error

A/D input is dynamic load and RC helps to stabilize it

C19D
Cap: 100pF 100V 5% npo 125C 0603
100pF x 200ohms = 20nSec

Calibration Occurs when DC-to-DC is not running (and try to do some measurements inbetween DC-to-DC cycles)

?? what is our strategy for a/d measurements during dc-to-dc conversion? only col1 has 16bit a/d. can we slip alternative channel inbetween cycles? should all colums have 16bit a/d?
If we are doing voltage regulation we could slip in diagnostic voltage measurement every N cycles of current measurement.
If we are doing current regulation we could slip in diagnostic voltage measurement every N cycles of voltage measurement.

Master_vCal_BUFF

0 to 3.3V measurement

R19C
Res: 220ohm 75V 1% .06W 100ppm 0603
200nA leakage x 200 ohms = 40uV error

A/D input is dynamic load and RC helps to stabilize it

C19C
Cap: 100pF 100V 5% npo 125C 0603
100pF x 200ohms = 20nSec

MainAmplifier_Vout

0 to 3.3V measurement

R19A
Res: 220ohm 75V 1% .06W 100ppm 0603
200nA leakage x 200 ohms = 40uV error

A/D input is dynamic load and RC helps to stabilize it

C19A
Cap: 100pF 100V 5% npo 125C 0603
100pF x 200ohms = 20nSec
(100e-12 * 200 * 6.28)^-1 = 8MHz

PvPwr_BUFF

PvPwr, Buffered, G=0.0319
0 to 3.3V measurement

R19F
Res: 220ohm 75V 1% .06W 100ppm 0603
200nA leakage x 200 ohms = 40uV error

A/D input is dynamic load and RC helps to stabilize it

C19F
Cap: 100pF 100V 5% npo 125C 0603
100pF x 200ohms = 20nSec

Vout_Pwr_BUFF

Vout, Buffered, G=0.0319
0 to 3.3V measurement

R19B
Res: 220ohm 75V 1% .06W 100ppm 0603
200nA leakage x 200 ohms = 40uV error

A/D input is dynamic load and RC helps to stabilize it

C19B
Cap: 100pF 100V 5% npo 125C 0603
100pF x 200ohms = 20nSec

Xmc4200 Microcontroller, Dual 12bit 5Ms/sec A/D's
3V / 12bit = 0.8mV LSB

U1E

uProc: XMC4200F64K256BAXQ, M4, 256K flash, 40k ram, LQFP-64

P14.0 AIN_G0_CH0
P14.3 CAN_Node_0_RX
P14.4 AIN_G0_CH4
P14.5 AIN_G0_CH5
P14.6 AIN_G0_CH6
P14.7 AIN_G0_CH7
P14.8 AIN_G1_CH0, DAC0
P14.9 AIN_G1_CH1, DAC1

P14.14 AIN_G1_CH6

CAN_Node_0_Receive
ToFPGA CANBus ArrayRow Receive
To Fpga, 3.3V logic
1 = recessive (logic 1, termination has 0V across canbus wires)

Xmc Alternate VAREF (alternate analog ref input)
This drives Ch0 of Group#0 and Ch0 of Group#1

3.3Vref_Buff_A_Col_N

3.3Vref drives uProcessor a/d Ref Input Pin (dynamic Load, changes w/ time)
3.3V +/- 10mV Place cap close to uP IC
Each column has one of these.

C19G Cap: 10uF 10V 20% 125C 0805
C19H Cap: 10uF 10V 20% 125C 0805
C19J Cap: 0.1uF 25V 20% 125C 0603

0V

ACOM


Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:21 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\Design-Glenn\AUG14-2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Xmc_uProc_ADC.SchDoc			

ALL COLUMNS HAVE THIS




Xmc4200 Microcontroller, System


ALL COLUMNS HAVE THIS




Microcontroller, 10-pin Debug Connector



Clock (12MHz, fast, more power)



RTC (32KHz, slow, low power)



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/
Date: 11/30/2020	Time: 12:12:21 PM	Sheet of	This material is provided "As Is", without warranty of any kind, express or implied.
File: C:\Users\glenn\Documents\GWT\gwi_Dev\iNet-4xx 2004 Design\GWT\Aug14, 2020\m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Xmc_uProc_System.SchDoc			Design: Glenn

Design: Glenn

Aug14, 2020

m100_SchPcb_CurrentWorkingFiles\Schematics\m100_Specific\m100_Xmc_uProc_System.SchDoc

Array Connectors


m100_Row_Connectors.SchDoc
m100_Row_Connectors.SchDoc



m100_Column_Connectors.SchDoc
m100_Column_Connectors.SchDoc



Array Design



300W DC-to-DC CONVERTER
* Maximum Power Point Tracking (MPPT)
* 24 to 84Vin
* 24 to 84Vout
* 300Watts

SIGNALS IN COLUMN TOP/BOTTOM CONNECTORS

- * Vout_Pwr+ (ElementTop)
- * ElementBottom
- * EarthGnd_SENSE (no current flow, GFP)
- * EarthGnd_Shield (shield RFI)
- * CAN_HI_ArrayColumn_wrt_EarthGnd (isolated, column #1 only)
- * CAN_LO_ArrayColumn_wrt_EarthGnd
- * HiPwrOn_OneColumn_OPTO+ (isolated, column #1 only)
- * 5V_ColumnPwr+ (powers isolated CANbus_OneColumn and HiPwrOn rst)
- * 5V_ColumnPwr-
- * 32V_PowerSupply+ (routes to column #1 only, provides power for row, 10Watt/Row, 8 rows = 80watts/3A)
- * 32V_PowerSupply-

SIGNALS IN ROW LEFT/RIGHT CONNECTORS

- * CAN_HI_OneArrayRow_wrt_COM (connects uP on 1x row)
- * CAN_LO_OneArrayRow_wrt_COM
- * FPGA_HiPwrOn_OneArrayRow_TRANSMIT
- * FPGA_HiPwrOn_OneArrayRow_RECEIVE
- * 4.3V_APwr
- * 3.6V_APwr
- * 3.3V_DPwr
- * 3.45V_Clamp
- * AGND
- * -1V_Apwr
- * 5V_RowPwr_Regulated_OneRow+
- * 5V_RowPwr_Regulated_OneRow-
- * Vout_Pwr+ (ElementTop)
- * ElementBottom

Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles			

A/D and Calibration


m100_16bit_AtoD.SchDoc
m100_16bit_AtoD.SchDoc



m100_Calibration_System.SchDoc
m100_Calibration_System.SchDoc



m100_Buffered_Vref.SchDoc
m100_Buffered_Vref.SchDoc



m100_Calibration_Voltages.SchDoc
m100_Calibration_Voltages.SchDoc



m100_3.3Vreference.SchDoc
m100_3.3Vreference.SchDoc




Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Group_AtoD_and_Calibration.SchDoc			


	1	2	3	4																
A	<div><div>Communication</div><div><div><div>m100_HiPwrOn_Source.SchDoc m100_HiPwrOn_Source.SchDoc</div><div></div></div><div><div>m100_HiPwrOn_TmitAndRcv.SchDoc m100_HiPwrOn_TmitAndRcv.SchDoc</div><div></div></div><div><div>m100_Row_Communication.SchDoc m100_Row_Communication.SchDoc</div><div></div></div><div><div>m100_CANbus_Isolated.SchDoc m100_CANbus_Isolated.SchDoc</div><div></div></div><div><div>m100_CANbus_NotIsolated.SchDoc m100_CANbus_NotIsolated.SchDoc</div><div></div></div></div></div> <td>A</td>				A															
B					B															
C					C															
D					D															
<table><tr><td colspan="3">Title</td><td colspan="2">www.Manhattan2.org</td></tr><tr><td>Size: Letter</td><td>Number:</td><td>Revision:</td><td colspan="2" rowspan="3">Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.</td></tr><tr><td>Date: 11/30/2020</td><td>Time: 12:12:21 PM</td><td>Sheet 1 of</td></tr><tr><td colspan="3">File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Group_Communication.SchDoc</td></tr></table>					Title			www.Manhattan2.org		Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.		Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Group_Communication.SchDoc		
Title			www.Manhattan2.org																	
Size: Letter	Number:	Revision:	Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.																	
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of																		
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Group_Communication.SchDoc																				
1	2	3	4																	

Measurement


m100_MainMeas_Amplifier.SchDoc
m100_MainMeas_Amplifier.SchDoc




m100_Current_Measurement.SchDoc
m100_Current_Measurement.SchDoc



m100_Mux_Inverter1.SchDoc
m100_Mux_Inverter1.SchDoc




m100_PowerVoltage_Monitoring.SchDoc
m100_PowerVoltage_Monitoring.SchDoc



m100_Mux_Inverter2.SchDoc
m100_Mux_Inverter2.SchDoc



m100_Mux_Inverter3.SchDoc
m100_Mux_Inverter3.SchDoc



m100_Mux_Inverter4.SchDoc
m100_Mux_Inverter4.SchDoc




m100_Mux_Inverter5.SchDoc
m100_Mux_Inverter5.SchDoc



m100_Mux_Follower6.SchDoc
m100_Mux_Follower6.SchDoc



m100_Mux_Follower7.SchDoc
m100_Mux_Follower7.SchDoc



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\			

Power Conversion

m100_Power_Conversion.SchDoc
m100_Power_Conversion.SchDoc



m100_GateDrive_Left.SchDoc
m100_GateDrive_Left.SchDoc



m100_BypassMosfet_Control.SchDoc
m100_BypassMosfet_Control.SchDoc



m100_GatePwr_Management.SchDoc
m100_GatePwr_Management.SchDoc



m100_GateDrive_Right.SchDoc
m100_GateDrive_Right.SchDoc



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\			

Power Supplies

m100_3.3V_TO_-1V_30mA_PowerSupply.SchDoc
m100_3.3V_TO_-1V_30mA_PowerSupply.SchDoc



m100_5V_TO_3.3V_500mW_PowerSupply.SchDoc
m100_5V_TO_3.3V_500mW_PowerSupply.SchDoc



m100_5V_RowPwr_TO_LowerVoltages.SchDoc
m100_5V_RowPwr_TO_LowerVoltages.SchDoc



m100_24to84V_TO_10V_2W_PowerSupply.SchDoc
m100_24to84V_TO_10V_2W_PowerSupply.SchDoc



m100_48V_TO_5V_10W_PowerSupply.SchDoc
m100_48V_TO_5V_10W_PowerSupply.SchDoc



m100_5V_to_5V_1W_IsolatedDcToDc_Converter.SchDoc
m100_5V_to_5V_1W_IsolatedDcToDc_Converter.SchDoc



m100_32V_to_5V_6W_IsolatedDcToDc_Converter.SchDoc
m100_32V_to_5V_6W_IsolatedDcToDc_Converter.SchDoc



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\			

System

m100_Xmc_uProc_ADC.SchDoc
m100_Xmc_uProc_ADC.SchDoc



m100_FPGA_System.SchDoc
m100_FPGA_System.SchDoc



m100_Xmc_uProc_IO.SchDoc
m100_Xmc_uProc_IO.SchDoc



m100_FPGA_Vmeasure.SchDoc
m100_FPGA_Vmeasure.SchDoc



m100_Xmc_uProc_System.SchDoc
m100_Xmc_uProc_System.SchDoc



m100_FPGA_Power.SchDoc
m100_FPGA_Power.SchDoc



Title			www.Manhattan2.org
Size: Letter			Material contained in this file can be Used, Shared or Modified; for any purpose; at no charge. This material is governed under the Creative Commons Attribution 4.0 Int'l license: https://creativecommons.org/licenses/by/4.0/ This material is provided "As Is", without warranty of any kind, express or implied.
Number:			
Revision:			
Date: 11/30/2020	Time: 12:12:21 PM	Sheet 1 of	
File: C:\Users\glenn\Documents\GWI\gwi_Dev\iNet-4xx 2004 Design\i4xx_schematics\m100_Ma2SolarPCB\m100_SchPcb_CurrentWorkingFiles\Schematics\m100 Specific\m100_Group_System.SchDoc			